Zero Skew Clock Routing for fast clock tree generation

Md. Mamun Ibne Reaz, Nowshad Amin, M. I. Ibrahimy, F. Mohd-Yasin, A. Mohammad

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

A Zero Skew Clock Routing Methodology has been developed to help design team speed up their clock tree generation process. The methodology works by breaking up the clock net into smaller partitions, then inserting clock buffers to drive each portion, and lastly, routing the connection from original clock source to each newly inserted clock buffers with zero skew. A few Perl scripts and a new Visual Basic based routing tool have been developed to support the methodology implementation. The routing algorithm used in this tool is based on the Exact Zero Skew Routing Algorithm. The methodology has been tested using a real design database and resulting in a significant improvement in the through put time required to complete the clock tree generation. This improvement is attributed to the ability to generate clock tree on much smaller portions of clock nets that supports of speeding up the clock tree generation process in IC design.

Original languageEnglish
Title of host publicationCanadian Conference on Electrical and Computer Engineering
Pages23-27
Number of pages5
DOIs
Publication statusPublished - 2008
EventIEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008 - Niagara Falls, ON
Duration: 4 May 20087 May 2008

Other

OtherIEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008
CityNiagara Falls, ON
Period4/5/087/5/08

Fingerprint

Clocks
Routing algorithms

Keywords

  • Clock routing
  • Clock tree generation
  • IC design
  • Zero skew

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Ibne Reaz, M. M., Amin, N., Ibrahimy, M. I., Mohd-Yasin, F., & Mohammad, A. (2008). Zero Skew Clock Routing for fast clock tree generation. In Canadian Conference on Electrical and Computer Engineering (pp. 23-27). [4564488] https://doi.org/10.1109/CCECE.2008.4564488

Zero Skew Clock Routing for fast clock tree generation. / Ibne Reaz, Md. Mamun; Amin, Nowshad; Ibrahimy, M. I.; Mohd-Yasin, F.; Mohammad, A.

Canadian Conference on Electrical and Computer Engineering. 2008. p. 23-27 4564488.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ibne Reaz, MM, Amin, N, Ibrahimy, MI, Mohd-Yasin, F & Mohammad, A 2008, Zero Skew Clock Routing for fast clock tree generation. in Canadian Conference on Electrical and Computer Engineering., 4564488, pp. 23-27, IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008, Niagara Falls, ON, 4/5/08. https://doi.org/10.1109/CCECE.2008.4564488
Ibne Reaz MM, Amin N, Ibrahimy MI, Mohd-Yasin F, Mohammad A. Zero Skew Clock Routing for fast clock tree generation. In Canadian Conference on Electrical and Computer Engineering. 2008. p. 23-27. 4564488 https://doi.org/10.1109/CCECE.2008.4564488
Ibne Reaz, Md. Mamun ; Amin, Nowshad ; Ibrahimy, M. I. ; Mohd-Yasin, F. ; Mohammad, A. / Zero Skew Clock Routing for fast clock tree generation. Canadian Conference on Electrical and Computer Engineering. 2008. pp. 23-27
@inproceedings{03e591cfc0f84cfeb645ef07d3e9426d,
title = "Zero Skew Clock Routing for fast clock tree generation",
abstract = "A Zero Skew Clock Routing Methodology has been developed to help design team speed up their clock tree generation process. The methodology works by breaking up the clock net into smaller partitions, then inserting clock buffers to drive each portion, and lastly, routing the connection from original clock source to each newly inserted clock buffers with zero skew. A few Perl scripts and a new Visual Basic based routing tool have been developed to support the methodology implementation. The routing algorithm used in this tool is based on the Exact Zero Skew Routing Algorithm. The methodology has been tested using a real design database and resulting in a significant improvement in the through put time required to complete the clock tree generation. This improvement is attributed to the ability to generate clock tree on much smaller portions of clock nets that supports of speeding up the clock tree generation process in IC design.",
keywords = "Clock routing, Clock tree generation, IC design, Zero skew",
author = "{Ibne Reaz}, {Md. Mamun} and Nowshad Amin and Ibrahimy, {M. I.} and F. Mohd-Yasin and A. Mohammad",
year = "2008",
doi = "10.1109/CCECE.2008.4564488",
language = "English",
isbn = "9781424416431",
pages = "23--27",
booktitle = "Canadian Conference on Electrical and Computer Engineering",

}

TY - GEN

T1 - Zero Skew Clock Routing for fast clock tree generation

AU - Ibne Reaz, Md. Mamun

AU - Amin, Nowshad

AU - Ibrahimy, M. I.

AU - Mohd-Yasin, F.

AU - Mohammad, A.

PY - 2008

Y1 - 2008

N2 - A Zero Skew Clock Routing Methodology has been developed to help design team speed up their clock tree generation process. The methodology works by breaking up the clock net into smaller partitions, then inserting clock buffers to drive each portion, and lastly, routing the connection from original clock source to each newly inserted clock buffers with zero skew. A few Perl scripts and a new Visual Basic based routing tool have been developed to support the methodology implementation. The routing algorithm used in this tool is based on the Exact Zero Skew Routing Algorithm. The methodology has been tested using a real design database and resulting in a significant improvement in the through put time required to complete the clock tree generation. This improvement is attributed to the ability to generate clock tree on much smaller portions of clock nets that supports of speeding up the clock tree generation process in IC design.

AB - A Zero Skew Clock Routing Methodology has been developed to help design team speed up their clock tree generation process. The methodology works by breaking up the clock net into smaller partitions, then inserting clock buffers to drive each portion, and lastly, routing the connection from original clock source to each newly inserted clock buffers with zero skew. A few Perl scripts and a new Visual Basic based routing tool have been developed to support the methodology implementation. The routing algorithm used in this tool is based on the Exact Zero Skew Routing Algorithm. The methodology has been tested using a real design database and resulting in a significant improvement in the through put time required to complete the clock tree generation. This improvement is attributed to the ability to generate clock tree on much smaller portions of clock nets that supports of speeding up the clock tree generation process in IC design.

KW - Clock routing

KW - Clock tree generation

KW - IC design

KW - Zero skew

UR - http://www.scopus.com/inward/record.url?scp=51849101228&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51849101228&partnerID=8YFLogxK

U2 - 10.1109/CCECE.2008.4564488

DO - 10.1109/CCECE.2008.4564488

M3 - Conference contribution

SN - 9781424416431

SP - 23

EP - 27

BT - Canadian Conference on Electrical and Computer Engineering

ER -