Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS

Z. A. Noor Faizah, I. Ahmad, P. J. Ker, P. Susthitha Menon N V Visvanathan, A. H. Afifah Maheran

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found in Silvaco TCADS Tools were employed to simulate the virtual device fabrication process and to confirm the electrical features of the device, respectively. L9 Taguchi robust analysis was then applied to enhance the device process parameters for the finest threshold voltage (VTH) and lowest leakage current (ILEAK) following the International Technology Roadmap for Semiconductor (ITRS) 2011 prediction. The parameters being optimized were the Halo implantation, Halo tilting angle, S/D implantation and compensation implantation which were varied at three levels and two levels of noise factor. The noise factors include sacrificial oxide layer temperature and BPSG temperature. The results of this work show that compensation implantation and Halo implantation are the most dominant factors in affecting the VTH and ILEAK respectively. Optimized results show an excellent device performance with VTH of -0.10299V which is 0.0097% closer to ITRS2011 target and ILEAK is 0.05545673nA/um which is far lower than the prediction.

Original languageEnglish
Pages (from-to)105-109
Number of pages5
JournalJournal of Telecommunication, Electronic and Computer Engineering
Volume9
Issue number2-7
Publication statusPublished - 2017

Fingerprint

Taguchi methods
Graphene
Threshold voltage
Leakage currents
Semiconductor materials
Fabrication
Temperature
Oxides
Graphene transistors
Compensation and Redress

Keywords

  • ATHENA
  • ATLAS
  • Graphene
  • ITRS2011
  • L9 taguchi method

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS. / Noor Faizah, Z. A.; Ahmad, I.; Ker, P. J.; N V Visvanathan, P. Susthitha Menon; Afifah Maheran, A. H.

In: Journal of Telecommunication, Electronic and Computer Engineering, Vol. 9, No. 2-7, 2017, p. 105-109.

Research output: Contribution to journalArticle

@article{b44530f9d9914074ac5646a60d8bba4c,
title = "Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS",
abstract = "A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found in Silvaco TCADS Tools were employed to simulate the virtual device fabrication process and to confirm the electrical features of the device, respectively. L9 Taguchi robust analysis was then applied to enhance the device process parameters for the finest threshold voltage (VTH) and lowest leakage current (ILEAK) following the International Technology Roadmap for Semiconductor (ITRS) 2011 prediction. The parameters being optimized were the Halo implantation, Halo tilting angle, S/D implantation and compensation implantation which were varied at three levels and two levels of noise factor. The noise factors include sacrificial oxide layer temperature and BPSG temperature. The results of this work show that compensation implantation and Halo implantation are the most dominant factors in affecting the VTH and ILEAK respectively. Optimized results show an excellent device performance with VTH of -0.10299V which is 0.0097{\%} closer to ITRS2011 target and ILEAK is 0.05545673nA/um which is far lower than the prediction.",
keywords = "ATHENA, ATLAS, Graphene, ITRS2011, L9 taguchi method",
author = "{Noor Faizah}, {Z. A.} and I. Ahmad and Ker, {P. J.} and {N V Visvanathan}, {P. Susthitha Menon} and {Afifah Maheran}, {A. H.}",
year = "2017",
language = "English",
volume = "9",
pages = "105--109",
journal = "Journal of Telecommunication, Electronic and Computer Engineering",
issn = "2180-1843",
publisher = "Universiti Teknikal Malaysia Melaka",
number = "2-7",

}

TY - JOUR

T1 - Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS

AU - Noor Faizah, Z. A.

AU - Ahmad, I.

AU - Ker, P. J.

AU - N V Visvanathan, P. Susthitha Menon

AU - Afifah Maheran, A. H.

PY - 2017

Y1 - 2017

N2 - A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found in Silvaco TCADS Tools were employed to simulate the virtual device fabrication process and to confirm the electrical features of the device, respectively. L9 Taguchi robust analysis was then applied to enhance the device process parameters for the finest threshold voltage (VTH) and lowest leakage current (ILEAK) following the International Technology Roadmap for Semiconductor (ITRS) 2011 prediction. The parameters being optimized were the Halo implantation, Halo tilting angle, S/D implantation and compensation implantation which were varied at three levels and two levels of noise factor. The noise factors include sacrificial oxide layer temperature and BPSG temperature. The results of this work show that compensation implantation and Halo implantation are the most dominant factors in affecting the VTH and ILEAK respectively. Optimized results show an excellent device performance with VTH of -0.10299V which is 0.0097% closer to ITRS2011 target and ILEAK is 0.05545673nA/um which is far lower than the prediction.

AB - A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found in Silvaco TCADS Tools were employed to simulate the virtual device fabrication process and to confirm the electrical features of the device, respectively. L9 Taguchi robust analysis was then applied to enhance the device process parameters for the finest threshold voltage (VTH) and lowest leakage current (ILEAK) following the International Technology Roadmap for Semiconductor (ITRS) 2011 prediction. The parameters being optimized were the Halo implantation, Halo tilting angle, S/D implantation and compensation implantation which were varied at three levels and two levels of noise factor. The noise factors include sacrificial oxide layer temperature and BPSG temperature. The results of this work show that compensation implantation and Halo implantation are the most dominant factors in affecting the VTH and ILEAK respectively. Optimized results show an excellent device performance with VTH of -0.10299V which is 0.0097% closer to ITRS2011 target and ILEAK is 0.05545673nA/um which is far lower than the prediction.

KW - ATHENA

KW - ATLAS

KW - Graphene

KW - ITRS2011

KW - L9 taguchi method

UR - http://www.scopus.com/inward/record.url?scp=85032973219&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85032973219&partnerID=8YFLogxK

M3 - Article

VL - 9

SP - 105

EP - 109

JO - Journal of Telecommunication, Electronic and Computer Engineering

JF - Journal of Telecommunication, Electronic and Computer Engineering

SN - 2180-1843

IS - 2-7

ER -