The ramped-step voltage in adiabatic logic circuits

Analysis of parameters to further reduce power dissipation

Nazrul Anuar Nayan, Yasuhiro Takahashi, Toshikazu Sekine

Research output: Contribution to journalArticle

Abstract

Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40% reduction in the total power dissipation is shown from this analysis.

Original languageEnglish
Pages (from-to)114-117
Number of pages4
JournalResearch Journal of Applied Sciences, Engineering and Technology
Volume5
Issue number1
Publication statusPublished - 2013

Fingerprint

Logic circuits
Electric network analysis
Energy dissipation
Electric potential
Transistors
Recovery

Keywords

  • Adiabatic logic
  • Discharging
  • Energy recovery
  • Low-power

ASJC Scopus subject areas

  • Engineering(all)
  • Computer Science(all)

Cite this

The ramped-step voltage in adiabatic logic circuits : Analysis of parameters to further reduce power dissipation. / Nayan, Nazrul Anuar; Takahashi, Yasuhiro; Sekine, Toshikazu.

In: Research Journal of Applied Sciences, Engineering and Technology, Vol. 5, No. 1, 2013, p. 114-117.

Research output: Contribution to journalArticle

@article{aaa4a7a14d94415a81ef9b63ea95f91a,
title = "The ramped-step voltage in adiabatic logic circuits: Analysis of parameters to further reduce power dissipation",
abstract = "Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40{\%} reduction in the total power dissipation is shown from this analysis.",
keywords = "Adiabatic logic, Discharging, Energy recovery, Low-power",
author = "Nayan, {Nazrul Anuar} and Yasuhiro Takahashi and Toshikazu Sekine",
year = "2013",
language = "English",
volume = "5",
pages = "114--117",
journal = "Research Journal of Applied Sciences, Engineering and Technology",
issn = "2040-7459",
publisher = "Maxwell Scientific Publications",
number = "1",

}

TY - JOUR

T1 - The ramped-step voltage in adiabatic logic circuits

T2 - Analysis of parameters to further reduce power dissipation

AU - Nayan, Nazrul Anuar

AU - Takahashi, Yasuhiro

AU - Sekine, Toshikazu

PY - 2013

Y1 - 2013

N2 - Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40% reduction in the total power dissipation is shown from this analysis.

AB - Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40% reduction in the total power dissipation is shown from this analysis.

KW - Adiabatic logic

KW - Discharging

KW - Energy recovery

KW - Low-power

UR - http://www.scopus.com/inward/record.url?scp=84872761383&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84872761383&partnerID=8YFLogxK

M3 - Article

VL - 5

SP - 114

EP - 117

JO - Research Journal of Applied Sciences, Engineering and Technology

JF - Research Journal of Applied Sciences, Engineering and Technology

SN - 2040-7459

IS - 1

ER -