Testable ASIC design for a fuzzy logic based QRS complex detector

Khandaker Abul Kalam Azad, Zahari Mohamed Darus, Mohd Alauddin Mohd Ali

    Research output: Chapter in Book/Report/Conference proceedingChapter

    2 Citations (Scopus)

    Abstract

    This paper presents an approach towards implementing a QRS detection algorithm into a single chip environment for maternal and fetal heart rate monitoring by using a fuzzy decision method to identify maternal and fetal QRS complexes from single-lead maternal abdominal recordings. A top-down design methodology was adopted during the design of the ASIC. Testability strategies were adopted in order to increase the reliability of the ASIC.

    Original languageEnglish
    Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
    Place of PublicationPiscataway, NJ, United States
    PublisherIEEE
    Pages175-178
    Number of pages4
    Publication statusPublished - 1998
    EventProceedings of the 1998 IEEE International Conference on Semicondutor Electronics (ICSE'98) - Bangi, Malaysia
    Duration: 24 Nov 199826 Nov 1998

    Other

    OtherProceedings of the 1998 IEEE International Conference on Semicondutor Electronics (ICSE'98)
    CityBangi, Malaysia
    Period24/11/9826/11/98

    Fingerprint

    Application specific integrated circuits
    Fuzzy logic
    Detectors
    Lead
    Monitoring

    ASJC Scopus subject areas

    • Engineering(all)

    Cite this

    Azad, K. A. K., Darus, Z. M., & Ali, M. A. M. (1998). Testable ASIC design for a fuzzy logic based QRS complex detector. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 175-178). Piscataway, NJ, United States: IEEE.

    Testable ASIC design for a fuzzy logic based QRS complex detector. / Azad, Khandaker Abul Kalam; Darus, Zahari Mohamed; Ali, Mohd Alauddin Mohd.

    IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Piscataway, NJ, United States : IEEE, 1998. p. 175-178.

    Research output: Chapter in Book/Report/Conference proceedingChapter

    Azad, KAK, Darus, ZM & Ali, MAM 1998, Testable ASIC design for a fuzzy logic based QRS complex detector. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. IEEE, Piscataway, NJ, United States, pp. 175-178, Proceedings of the 1998 IEEE International Conference on Semicondutor Electronics (ICSE'98), Bangi, Malaysia, 24/11/98.
    Azad KAK, Darus ZM, Ali MAM. Testable ASIC design for a fuzzy logic based QRS complex detector. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Piscataway, NJ, United States: IEEE. 1998. p. 175-178
    Azad, Khandaker Abul Kalam ; Darus, Zahari Mohamed ; Ali, Mohd Alauddin Mohd. / Testable ASIC design for a fuzzy logic based QRS complex detector. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Piscataway, NJ, United States : IEEE, 1998. pp. 175-178
    @inbook{af163ecd404b4f5188cec3e50f13728e,
    title = "Testable ASIC design for a fuzzy logic based QRS complex detector",
    abstract = "This paper presents an approach towards implementing a QRS detection algorithm into a single chip environment for maternal and fetal heart rate monitoring by using a fuzzy decision method to identify maternal and fetal QRS complexes from single-lead maternal abdominal recordings. A top-down design methodology was adopted during the design of the ASIC. Testability strategies were adopted in order to increase the reliability of the ASIC.",
    author = "Azad, {Khandaker Abul Kalam} and Darus, {Zahari Mohamed} and Ali, {Mohd Alauddin Mohd}",
    year = "1998",
    language = "English",
    pages = "175--178",
    booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",
    publisher = "IEEE",

    }

    TY - CHAP

    T1 - Testable ASIC design for a fuzzy logic based QRS complex detector

    AU - Azad, Khandaker Abul Kalam

    AU - Darus, Zahari Mohamed

    AU - Ali, Mohd Alauddin Mohd

    PY - 1998

    Y1 - 1998

    N2 - This paper presents an approach towards implementing a QRS detection algorithm into a single chip environment for maternal and fetal heart rate monitoring by using a fuzzy decision method to identify maternal and fetal QRS complexes from single-lead maternal abdominal recordings. A top-down design methodology was adopted during the design of the ASIC. Testability strategies were adopted in order to increase the reliability of the ASIC.

    AB - This paper presents an approach towards implementing a QRS detection algorithm into a single chip environment for maternal and fetal heart rate monitoring by using a fuzzy decision method to identify maternal and fetal QRS complexes from single-lead maternal abdominal recordings. A top-down design methodology was adopted during the design of the ASIC. Testability strategies were adopted in order to increase the reliability of the ASIC.

    UR - http://www.scopus.com/inward/record.url?scp=0032231529&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0032231529&partnerID=8YFLogxK

    M3 - Chapter

    SP - 175

    EP - 178

    BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

    PB - IEEE

    CY - Piscataway, NJ, United States

    ER -