Statistical modelling of 14nm n-types MOSFET

Z. A. Noor Faizah, I. Ahmad, P. J. Ker, Y. Siti Munirah, R. Mohd Firdaus, S. K. Mah, P. Susthitha Menon N V Visvanathan

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper focuses on virtual modelling and optimization of 14nm n-types planar MOSFET. Here, high-k dielectric and metal gate were used where the high-k material is Hafnium Dioxide (HfO2) and the metal gate is Tungsten Silicide (WSi2). 36 simulations of Taguchi L9 Orthogonal Array method were applied in order to obtain the best parameter design for optimization of both performance parameters which are threshold voltage (VTH) and leakage current (IOFF). The simulation and fabrication for n-type transistor was conducted through Virtual Wafer Fabrication (VWF) Silvaco TCAD Tools named ATHENA and ATLAS for its electrical characterization. For analyzation of the impact parameters on VTH and IOFF, two noise parameters and four process parameters value were varied. From the simulations, the results show the best value were well within ITRS prediction where VTH and IOFF are 0.236737 V and 6.995705 nA/um respectively.

Original languageEnglish
Pages (from-to)91-95
Number of pages5
JournalJournal of Telecommunication, Electronic and Computer Engineering
Volume8
Issue number4
Publication statusPublished - 2016

Fingerprint

Fabrication
Hafnium
Metals
Threshold voltage
Leakage currents
Tungsten
Transistors
High-k dielectric

Keywords

  • 14nm n-type MOSFET
  • High-k Dielectric
  • Silvaco TCAD Tools
  • Taguchi Method

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Noor Faizah, Z. A., Ahmad, I., Ker, P. J., Siti Munirah, Y., Mohd Firdaus, R., Mah, S. K., & N V Visvanathan, P. S. M. (2016). Statistical modelling of 14nm n-types MOSFET. Journal of Telecommunication, Electronic and Computer Engineering, 8(4), 91-95.

Statistical modelling of 14nm n-types MOSFET. / Noor Faizah, Z. A.; Ahmad, I.; Ker, P. J.; Siti Munirah, Y.; Mohd Firdaus, R.; Mah, S. K.; N V Visvanathan, P. Susthitha Menon.

In: Journal of Telecommunication, Electronic and Computer Engineering, Vol. 8, No. 4, 2016, p. 91-95.

Research output: Contribution to journalArticle

Noor Faizah, ZA, Ahmad, I, Ker, PJ, Siti Munirah, Y, Mohd Firdaus, R, Mah, SK & N V Visvanathan, PSM 2016, 'Statistical modelling of 14nm n-types MOSFET', Journal of Telecommunication, Electronic and Computer Engineering, vol. 8, no. 4, pp. 91-95.
Noor Faizah ZA, Ahmad I, Ker PJ, Siti Munirah Y, Mohd Firdaus R, Mah SK et al. Statistical modelling of 14nm n-types MOSFET. Journal of Telecommunication, Electronic and Computer Engineering. 2016;8(4):91-95.
Noor Faizah, Z. A. ; Ahmad, I. ; Ker, P. J. ; Siti Munirah, Y. ; Mohd Firdaus, R. ; Mah, S. K. ; N V Visvanathan, P. Susthitha Menon. / Statistical modelling of 14nm n-types MOSFET. In: Journal of Telecommunication, Electronic and Computer Engineering. 2016 ; Vol. 8, No. 4. pp. 91-95.
@article{39e631beda3c45f0af7d5a579df60cdb,
title = "Statistical modelling of 14nm n-types MOSFET",
abstract = "This paper focuses on virtual modelling and optimization of 14nm n-types planar MOSFET. Here, high-k dielectric and metal gate were used where the high-k material is Hafnium Dioxide (HfO2) and the metal gate is Tungsten Silicide (WSi2). 36 simulations of Taguchi L9 Orthogonal Array method were applied in order to obtain the best parameter design for optimization of both performance parameters which are threshold voltage (VTH) and leakage current (IOFF). The simulation and fabrication for n-type transistor was conducted through Virtual Wafer Fabrication (VWF) Silvaco TCAD Tools named ATHENA and ATLAS for its electrical characterization. For analyzation of the impact parameters on VTH and IOFF, two noise parameters and four process parameters value were varied. From the simulations, the results show the best value were well within ITRS prediction where VTH and IOFF are 0.236737 V and 6.995705 nA/um respectively.",
keywords = "14nm n-type MOSFET, High-k Dielectric, Silvaco TCAD Tools, Taguchi Method",
author = "{Noor Faizah}, {Z. A.} and I. Ahmad and Ker, {P. J.} and {Siti Munirah}, Y. and {Mohd Firdaus}, R. and Mah, {S. K.} and {N V Visvanathan}, {P. Susthitha Menon}",
year = "2016",
language = "English",
volume = "8",
pages = "91--95",
journal = "Journal of Telecommunication, Electronic and Computer Engineering",
issn = "2180-1843",
publisher = "Universiti Teknikal Malaysia Melaka",
number = "4",

}

TY - JOUR

T1 - Statistical modelling of 14nm n-types MOSFET

AU - Noor Faizah, Z. A.

AU - Ahmad, I.

AU - Ker, P. J.

AU - Siti Munirah, Y.

AU - Mohd Firdaus, R.

AU - Mah, S. K.

AU - N V Visvanathan, P. Susthitha Menon

PY - 2016

Y1 - 2016

N2 - This paper focuses on virtual modelling and optimization of 14nm n-types planar MOSFET. Here, high-k dielectric and metal gate were used where the high-k material is Hafnium Dioxide (HfO2) and the metal gate is Tungsten Silicide (WSi2). 36 simulations of Taguchi L9 Orthogonal Array method were applied in order to obtain the best parameter design for optimization of both performance parameters which are threshold voltage (VTH) and leakage current (IOFF). The simulation and fabrication for n-type transistor was conducted through Virtual Wafer Fabrication (VWF) Silvaco TCAD Tools named ATHENA and ATLAS for its electrical characterization. For analyzation of the impact parameters on VTH and IOFF, two noise parameters and four process parameters value were varied. From the simulations, the results show the best value were well within ITRS prediction where VTH and IOFF are 0.236737 V and 6.995705 nA/um respectively.

AB - This paper focuses on virtual modelling and optimization of 14nm n-types planar MOSFET. Here, high-k dielectric and metal gate were used where the high-k material is Hafnium Dioxide (HfO2) and the metal gate is Tungsten Silicide (WSi2). 36 simulations of Taguchi L9 Orthogonal Array method were applied in order to obtain the best parameter design for optimization of both performance parameters which are threshold voltage (VTH) and leakage current (IOFF). The simulation and fabrication for n-type transistor was conducted through Virtual Wafer Fabrication (VWF) Silvaco TCAD Tools named ATHENA and ATLAS for its electrical characterization. For analyzation of the impact parameters on VTH and IOFF, two noise parameters and four process parameters value were varied. From the simulations, the results show the best value were well within ITRS prediction where VTH and IOFF are 0.236737 V and 6.995705 nA/um respectively.

KW - 14nm n-type MOSFET

KW - High-k Dielectric

KW - Silvaco TCAD Tools

KW - Taguchi Method

UR - http://www.scopus.com/inward/record.url?scp=84992504831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84992504831&partnerID=8YFLogxK

M3 - Article

VL - 8

SP - 91

EP - 95

JO - Journal of Telecommunication, Electronic and Computer Engineering

JF - Journal of Telecommunication, Electronic and Computer Engineering

SN - 2180-1843

IS - 4

ER -