Single core hardware module to implement encryption in TECB mode

Md. Mamun Ibne Reaz, M. I. Ibrahimy, F. Mohd-Yasin, C. S. Wei, M. Kamada

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.

Original languageEnglish
Pages (from-to)165-171
Number of pages7
JournalInformacije MIDEM
Volume37
Issue number3
Publication statusPublished - Sep 2007
Externally publishedYes

Fingerprint

Computer hardware
Cryptography
Computer hardware description languages
Data privacy
Field programmable gate arrays (FPGA)
Internet
Hardware
Costs

Keywords

  • 3DES
  • DES
  • Encryption
  • FPGA
  • Hardware
  • Synthesis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Materials Science(all)

Cite this

Ibne Reaz, M. M., Ibrahimy, M. I., Mohd-Yasin, F., Wei, C. S., & Kamada, M. (2007). Single core hardware module to implement encryption in TECB mode. Informacije MIDEM, 37(3), 165-171.

Single core hardware module to implement encryption in TECB mode. / Ibne Reaz, Md. Mamun; Ibrahimy, M. I.; Mohd-Yasin, F.; Wei, C. S.; Kamada, M.

In: Informacije MIDEM, Vol. 37, No. 3, 09.2007, p. 165-171.

Research output: Contribution to journalArticle

Ibne Reaz, MM, Ibrahimy, MI, Mohd-Yasin, F, Wei, CS & Kamada, M 2007, 'Single core hardware module to implement encryption in TECB mode', Informacije MIDEM, vol. 37, no. 3, pp. 165-171.
Ibne Reaz MM, Ibrahimy MI, Mohd-Yasin F, Wei CS, Kamada M. Single core hardware module to implement encryption in TECB mode. Informacije MIDEM. 2007 Sep;37(3):165-171.
Ibne Reaz, Md. Mamun ; Ibrahimy, M. I. ; Mohd-Yasin, F. ; Wei, C. S. ; Kamada, M. / Single core hardware module to implement encryption in TECB mode. In: Informacije MIDEM. 2007 ; Vol. 37, No. 3. pp. 165-171.
@article{62b178e812624f3ebc0dbadf488d01df,
title = "Single core hardware module to implement encryption in TECB mode",
abstract = "The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25{\%}) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.",
keywords = "3DES, DES, Encryption, FPGA, Hardware, Synthesis",
author = "{Ibne Reaz}, {Md. Mamun} and Ibrahimy, {M. I.} and F. Mohd-Yasin and Wei, {C. S.} and M. Kamada",
year = "2007",
month = "9",
language = "English",
volume = "37",
pages = "165--171",
journal = "Informacije MIDEM",
issn = "0352-9045",
publisher = "Society for Microelectronics, Electric Components and Materials",
number = "3",

}

TY - JOUR

T1 - Single core hardware module to implement encryption in TECB mode

AU - Ibne Reaz, Md. Mamun

AU - Ibrahimy, M. I.

AU - Mohd-Yasin, F.

AU - Wei, C. S.

AU - Kamada, M.

PY - 2007/9

Y1 - 2007/9

N2 - The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.

AB - The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.

KW - 3DES

KW - DES

KW - Encryption

KW - FPGA

KW - Hardware

KW - Synthesis

UR - http://www.scopus.com/inward/record.url?scp=43049103429&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43049103429&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:43049103429

VL - 37

SP - 165

EP - 171

JO - Informacije MIDEM

JF - Informacije MIDEM

SN - 0352-9045

IS - 3

ER -