Single core hardware module to implement Boolean function classification techniques

Mohd Marufuzzaman, Md. Mamun Ibne Reaz, Fazida Hanim Hashim, Labonnah F. Rahman

Research output: Contribution to journalArticle

Abstract

Problem statement: Boolean function classification plays an important role in the field like technology mapping for digital circuit design, function mapping for minimization and the development of universal logic modules. Approach: In this study, we present a single core hardware module to implement Boolean function classification techniques on Altera FLEX10K FPGA device for lossless data compression. The compression algorithm is performed by incorporating Boolean function classification into Huffman coding. This allows compression that is more efficient because the data has been categorized and simplified before the encoding is done. Simulation, timing analysis and circuit synthesis were commenced to verify the functionality and performance of the designated circuits which supports the practicality, advantages and effectiveness of the proposed single core hardware implementation. Results: The result shows a higher compression ratio. The average compression ratio is 25-37.5% from numerous testing with various text inputs with a maximum clock frequency of 27.9 MHz. Conclusion: The hardware implementation demonstrated complete, correct functionality and met all the initial system requirements.

Original languageEnglish
Pages (from-to)1176-1181
Number of pages6
JournalAmerican Journal of Applied Sciences
Volume8
Issue number11
DOIs
Publication statusPublished - 2011

Fingerprint

Boolean functions
Hardware
Networks (circuits)
Digital circuits
Data compression
Field programmable gate arrays (FPGA)
Clocks
Testing

Keywords

  • Boolean function
  • FPGA
  • Hardware implementation
  • VHDL

ASJC Scopus subject areas

  • General

Cite this

Single core hardware module to implement Boolean function classification techniques. / Marufuzzaman, Mohd; Ibne Reaz, Md. Mamun; Hashim, Fazida Hanim; Rahman, Labonnah F.

In: American Journal of Applied Sciences, Vol. 8, No. 11, 2011, p. 1176-1181.

Research output: Contribution to journalArticle

@article{cd64204bd3974a16b64c56620860bed7,
title = "Single core hardware module to implement Boolean function classification techniques",
abstract = "Problem statement: Boolean function classification plays an important role in the field like technology mapping for digital circuit design, function mapping for minimization and the development of universal logic modules. Approach: In this study, we present a single core hardware module to implement Boolean function classification techniques on Altera FLEX10K FPGA device for lossless data compression. The compression algorithm is performed by incorporating Boolean function classification into Huffman coding. This allows compression that is more efficient because the data has been categorized and simplified before the encoding is done. Simulation, timing analysis and circuit synthesis were commenced to verify the functionality and performance of the designated circuits which supports the practicality, advantages and effectiveness of the proposed single core hardware implementation. Results: The result shows a higher compression ratio. The average compression ratio is 25-37.5{\%} from numerous testing with various text inputs with a maximum clock frequency of 27.9 MHz. Conclusion: The hardware implementation demonstrated complete, correct functionality and met all the initial system requirements.",
keywords = "Boolean function, FPGA, Hardware implementation, VHDL",
author = "Mohd Marufuzzaman and {Ibne Reaz}, {Md. Mamun} and Hashim, {Fazida Hanim} and Rahman, {Labonnah F.}",
year = "2011",
doi = "10.3844/ajassp.2011.1176.1181",
language = "English",
volume = "8",
pages = "1176--1181",
journal = "American Journal of Applied Sciences",
issn = "1546-9239",
publisher = "Science Publications",
number = "11",

}

TY - JOUR

T1 - Single core hardware module to implement Boolean function classification techniques

AU - Marufuzzaman, Mohd

AU - Ibne Reaz, Md. Mamun

AU - Hashim, Fazida Hanim

AU - Rahman, Labonnah F.

PY - 2011

Y1 - 2011

N2 - Problem statement: Boolean function classification plays an important role in the field like technology mapping for digital circuit design, function mapping for minimization and the development of universal logic modules. Approach: In this study, we present a single core hardware module to implement Boolean function classification techniques on Altera FLEX10K FPGA device for lossless data compression. The compression algorithm is performed by incorporating Boolean function classification into Huffman coding. This allows compression that is more efficient because the data has been categorized and simplified before the encoding is done. Simulation, timing analysis and circuit synthesis were commenced to verify the functionality and performance of the designated circuits which supports the practicality, advantages and effectiveness of the proposed single core hardware implementation. Results: The result shows a higher compression ratio. The average compression ratio is 25-37.5% from numerous testing with various text inputs with a maximum clock frequency of 27.9 MHz. Conclusion: The hardware implementation demonstrated complete, correct functionality and met all the initial system requirements.

AB - Problem statement: Boolean function classification plays an important role in the field like technology mapping for digital circuit design, function mapping for minimization and the development of universal logic modules. Approach: In this study, we present a single core hardware module to implement Boolean function classification techniques on Altera FLEX10K FPGA device for lossless data compression. The compression algorithm is performed by incorporating Boolean function classification into Huffman coding. This allows compression that is more efficient because the data has been categorized and simplified before the encoding is done. Simulation, timing analysis and circuit synthesis were commenced to verify the functionality and performance of the designated circuits which supports the practicality, advantages and effectiveness of the proposed single core hardware implementation. Results: The result shows a higher compression ratio. The average compression ratio is 25-37.5% from numerous testing with various text inputs with a maximum clock frequency of 27.9 MHz. Conclusion: The hardware implementation demonstrated complete, correct functionality and met all the initial system requirements.

KW - Boolean function

KW - FPGA

KW - Hardware implementation

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=80055106515&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80055106515&partnerID=8YFLogxK

U2 - 10.3844/ajassp.2011.1176.1181

DO - 10.3844/ajassp.2011.1176.1181

M3 - Article

AN - SCOPUS:80055106515

VL - 8

SP - 1176

EP - 1181

JO - American Journal of Applied Sciences

JF - American Journal of Applied Sciences

SN - 1546-9239

IS - 11

ER -