Single core hardware modeling of 32-bit MIPS RISC processor with a single clock

Md. Mamun Ibne Reaz, J. Jalil, L. F. Rahman

Research output: Contribution to journalArticle

Abstract

This study describes a design methodology of a single clock cycle MIPS RISC Processor using very high speed hardware description language (VHDL) to ease the description, verification, simulation and hardware realization. The RISC processor has fixed-length of 32-bit instructions based on three different format R-format, I-format and J-format, and 32-bit general-purpose registers with memory word of 32-bit. The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.

Original languageEnglish
Pages (from-to)825-832
Number of pages8
JournalResearch Journal of Applied Sciences, Engineering and Technology
Volume4
Issue number7
Publication statusPublished - 2012

Fingerprint

Computer hardware description languages
Reduced instruction set computing
Computer hardware
Clocks
Computer simulation
Data storage equipment
Simulators
Hardware

Keywords

  • MIPS RISC processor
  • Register
  • VHDL

ASJC Scopus subject areas

  • Engineering(all)
  • Computer Science(all)

Cite this

Single core hardware modeling of 32-bit MIPS RISC processor with a single clock. / Ibne Reaz, Md. Mamun; Jalil, J.; Rahman, L. F.

In: Research Journal of Applied Sciences, Engineering and Technology, Vol. 4, No. 7, 2012, p. 825-832.

Research output: Contribution to journalArticle

@article{b63358f7b1974e7182bd36c3d1a75e69,
title = "Single core hardware modeling of 32-bit MIPS RISC processor with a single clock",
abstract = "This study describes a design methodology of a single clock cycle MIPS RISC Processor using very high speed hardware description language (VHDL) to ease the description, verification, simulation and hardware realization. The RISC processor has fixed-length of 32-bit instructions based on three different format R-format, I-format and J-format, and 32-bit general-purpose registers with memory word of 32-bit. The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.",
keywords = "MIPS RISC processor, Register, VHDL",
author = "{Ibne Reaz}, {Md. Mamun} and J. Jalil and Rahman, {L. F.}",
year = "2012",
language = "English",
volume = "4",
pages = "825--832",
journal = "Research Journal of Applied Sciences, Engineering and Technology",
issn = "2040-7459",
publisher = "Maxwell Scientific Publications",
number = "7",

}

TY - JOUR

T1 - Single core hardware modeling of 32-bit MIPS RISC processor with a single clock

AU - Ibne Reaz, Md. Mamun

AU - Jalil, J.

AU - Rahman, L. F.

PY - 2012

Y1 - 2012

N2 - This study describes a design methodology of a single clock cycle MIPS RISC Processor using very high speed hardware description language (VHDL) to ease the description, verification, simulation and hardware realization. The RISC processor has fixed-length of 32-bit instructions based on three different format R-format, I-format and J-format, and 32-bit general-purpose registers with memory word of 32-bit. The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.

AB - This study describes a design methodology of a single clock cycle MIPS RISC Processor using very high speed hardware description language (VHDL) to ease the description, verification, simulation and hardware realization. The RISC processor has fixed-length of 32-bit instructions based on three different format R-format, I-format and J-format, and 32-bit general-purpose registers with memory word of 32-bit. The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.

KW - MIPS RISC processor

KW - Register

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=84862067470&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84862067470&partnerID=8YFLogxK

M3 - Article

VL - 4

SP - 825

EP - 832

JO - Research Journal of Applied Sciences, Engineering and Technology

JF - Research Journal of Applied Sciences, Engineering and Technology

SN - 2040-7459

IS - 7

ER -