Reliable fast detection anti-collision technique for RFID system implemented on chip

Jahariah Sampe, Masuri Othman

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The paper presented a proposed Reliable Fast Detection Anti-collision Technique (RFDACT) for Radio Frequency Identification (RFID) system. Our proposed RFDACT is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology. The RFDACT consists of two main subsystems; PreFDACT and PostFDACT. The PreFDACT detects any error in the incoming messages. Then, the identification bit (ID) of the error free packet will be fed to the next subsystem. The PostFDACT will identify the tag by using the deterministic fast detection anti-collision technique. The proposed system is designed using Verilog HDL. The system is simulated using Modelsim and synthesized using Xilinx Synthesis Technology. The system has been successfully implemented in hardware using Field Programmable Grid Array (FPGA) VirtexII. The output waveforms from the FPGA are tested on the Tektronix Logic Analyzer for real time verification. Finally the RFDACT system is implemented on chip using 0.18 μm Library, Synopsys Compiler and tools. The hardware verification result shows the proposed system enables to identify the tags at the operating frequency of 180 MHz without error. The system's chip is consumed 7.578mW powers, occupied 6,041 gates and 0.0375 mm2 area.

Original languageEnglish
Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
Pages249-253
Number of pages5
DOIs
Publication statusPublished - 2008
Event2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008 - Johor Bahru, Johor
Duration: 25 Nov 200827 Nov 2008

Other

Other2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008
CityJohor Bahru, Johor
Period25/11/0827/11/08

Fingerprint

Radio frequency identification (RFID)
Hardware
Computer hardware description languages
Application specific integrated circuits
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Sampe, J., & Othman, M. (2008). Reliable fast detection anti-collision technique for RFID system implemented on chip. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 249-253). [4770317] https://doi.org/10.1109/SMELEC.2008.4770317

Reliable fast detection anti-collision technique for RFID system implemented on chip. / Sampe, Jahariah; Othman, Masuri.

IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. p. 249-253 4770317.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sampe, J & Othman, M 2008, Reliable fast detection anti-collision technique for RFID system implemented on chip. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 4770317, pp. 249-253, 2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008, Johor Bahru, Johor, 25/11/08. https://doi.org/10.1109/SMELEC.2008.4770317
Sampe J, Othman M. Reliable fast detection anti-collision technique for RFID system implemented on chip. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. p. 249-253. 4770317 https://doi.org/10.1109/SMELEC.2008.4770317
Sampe, Jahariah ; Othman, Masuri. / Reliable fast detection anti-collision technique for RFID system implemented on chip. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. pp. 249-253
@inproceedings{df006e17dafb4c5bb1a15886542343e3,
title = "Reliable fast detection anti-collision technique for RFID system implemented on chip",
abstract = "The paper presented a proposed Reliable Fast Detection Anti-collision Technique (RFDACT) for Radio Frequency Identification (RFID) system. Our proposed RFDACT is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology. The RFDACT consists of two main subsystems; PreFDACT and PostFDACT. The PreFDACT detects any error in the incoming messages. Then, the identification bit (ID) of the error free packet will be fed to the next subsystem. The PostFDACT will identify the tag by using the deterministic fast detection anti-collision technique. The proposed system is designed using Verilog HDL. The system is simulated using Modelsim and synthesized using Xilinx Synthesis Technology. The system has been successfully implemented in hardware using Field Programmable Grid Array (FPGA) VirtexII. The output waveforms from the FPGA are tested on the Tektronix Logic Analyzer for real time verification. Finally the RFDACT system is implemented on chip using 0.18 μm Library, Synopsys Compiler and tools. The hardware verification result shows the proposed system enables to identify the tags at the operating frequency of 180 MHz without error. The system's chip is consumed 7.578mW powers, occupied 6,041 gates and 0.0375 mm2 area.",
author = "Jahariah Sampe and Masuri Othman",
year = "2008",
doi = "10.1109/SMELEC.2008.4770317",
language = "English",
isbn = "9781424425617",
pages = "249--253",
booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",

}

TY - GEN

T1 - Reliable fast detection anti-collision technique for RFID system implemented on chip

AU - Sampe, Jahariah

AU - Othman, Masuri

PY - 2008

Y1 - 2008

N2 - The paper presented a proposed Reliable Fast Detection Anti-collision Technique (RFDACT) for Radio Frequency Identification (RFID) system. Our proposed RFDACT is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology. The RFDACT consists of two main subsystems; PreFDACT and PostFDACT. The PreFDACT detects any error in the incoming messages. Then, the identification bit (ID) of the error free packet will be fed to the next subsystem. The PostFDACT will identify the tag by using the deterministic fast detection anti-collision technique. The proposed system is designed using Verilog HDL. The system is simulated using Modelsim and synthesized using Xilinx Synthesis Technology. The system has been successfully implemented in hardware using Field Programmable Grid Array (FPGA) VirtexII. The output waveforms from the FPGA are tested on the Tektronix Logic Analyzer for real time verification. Finally the RFDACT system is implemented on chip using 0.18 μm Library, Synopsys Compiler and tools. The hardware verification result shows the proposed system enables to identify the tags at the operating frequency of 180 MHz without error. The system's chip is consumed 7.578mW powers, occupied 6,041 gates and 0.0375 mm2 area.

AB - The paper presented a proposed Reliable Fast Detection Anti-collision Technique (RFDACT) for Radio Frequency Identification (RFID) system. Our proposed RFDACT is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology. The RFDACT consists of two main subsystems; PreFDACT and PostFDACT. The PreFDACT detects any error in the incoming messages. Then, the identification bit (ID) of the error free packet will be fed to the next subsystem. The PostFDACT will identify the tag by using the deterministic fast detection anti-collision technique. The proposed system is designed using Verilog HDL. The system is simulated using Modelsim and synthesized using Xilinx Synthesis Technology. The system has been successfully implemented in hardware using Field Programmable Grid Array (FPGA) VirtexII. The output waveforms from the FPGA are tested on the Tektronix Logic Analyzer for real time verification. Finally the RFDACT system is implemented on chip using 0.18 μm Library, Synopsys Compiler and tools. The hardware verification result shows the proposed system enables to identify the tags at the operating frequency of 180 MHz without error. The system's chip is consumed 7.578mW powers, occupied 6,041 gates and 0.0375 mm2 area.

UR - http://www.scopus.com/inward/record.url?scp=65949083118&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=65949083118&partnerID=8YFLogxK

U2 - 10.1109/SMELEC.2008.4770317

DO - 10.1109/SMELEC.2008.4770317

M3 - Conference contribution

AN - SCOPUS:65949083118

SN - 9781424425617

SP - 249

EP - 253

BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

ER -