Physical design of Source Couple Logic pulse generator circuit for Ultra Wideband applications

Mohamed Azaga, M. Othman

    Research output: Contribution to journalArticle

    Abstract

    A proposed design of Ultra Wideband (UWB) pulse generator circuit is presented. The design is based on Source Couple Logic (SCL) for its low power and high immune to noise so it can be used in mixed signal ICs environment. The pulse is digitally generated by using SCL inverters and NAND gates; the output of clock pulse input is dual pulse signals opposite to each other. The design is simulated and result of the circuit is dual pulses with width of sub-nanosecond. The results gotten have satisfied the design idea as desired. Post simulation has been carried out by using HSPICE, the layout is done using Cadence Virtuoso and verification is done by Mentor Graphic Interactive tool. All simulations are based on MIMOS 0.35 μm process PDK.

    Original languageEnglish
    Pages (from-to)738-744
    Number of pages7
    JournalJournal of Applied Sciences
    Volume9
    Issue number4
    Publication statusPublished - 2009

    Fingerprint

    Pulse generators
    Ultra-wideband (UWB)
    Networks (circuits)
    Clocks

    Keywords

    • Analog mixed signal circuit design
    • Pulse generation circuit
    • Source couple logic
    • Ultra wide band

    ASJC Scopus subject areas

    • General

    Cite this

    Physical design of Source Couple Logic pulse generator circuit for Ultra Wideband applications. / Azaga, Mohamed; Othman, M.

    In: Journal of Applied Sciences, Vol. 9, No. 4, 2009, p. 738-744.

    Research output: Contribution to journalArticle

    @article{210611a777a6480baf101d330765cfe3,
    title = "Physical design of Source Couple Logic pulse generator circuit for Ultra Wideband applications",
    abstract = "A proposed design of Ultra Wideband (UWB) pulse generator circuit is presented. The design is based on Source Couple Logic (SCL) for its low power and high immune to noise so it can be used in mixed signal ICs environment. The pulse is digitally generated by using SCL inverters and NAND gates; the output of clock pulse input is dual pulse signals opposite to each other. The design is simulated and result of the circuit is dual pulses with width of sub-nanosecond. The results gotten have satisfied the design idea as desired. Post simulation has been carried out by using HSPICE, the layout is done using Cadence Virtuoso and verification is done by Mentor Graphic Interactive tool. All simulations are based on MIMOS 0.35 μm process PDK.",
    keywords = "Analog mixed signal circuit design, Pulse generation circuit, Source couple logic, Ultra wide band",
    author = "Mohamed Azaga and M. Othman",
    year = "2009",
    language = "English",
    volume = "9",
    pages = "738--744",
    journal = "Journal of Applied Sciences",
    issn = "1812-5654",
    publisher = "Asian Network for Scientific Information",
    number = "4",

    }

    TY - JOUR

    T1 - Physical design of Source Couple Logic pulse generator circuit for Ultra Wideband applications

    AU - Azaga, Mohamed

    AU - Othman, M.

    PY - 2009

    Y1 - 2009

    N2 - A proposed design of Ultra Wideband (UWB) pulse generator circuit is presented. The design is based on Source Couple Logic (SCL) for its low power and high immune to noise so it can be used in mixed signal ICs environment. The pulse is digitally generated by using SCL inverters and NAND gates; the output of clock pulse input is dual pulse signals opposite to each other. The design is simulated and result of the circuit is dual pulses with width of sub-nanosecond. The results gotten have satisfied the design idea as desired. Post simulation has been carried out by using HSPICE, the layout is done using Cadence Virtuoso and verification is done by Mentor Graphic Interactive tool. All simulations are based on MIMOS 0.35 μm process PDK.

    AB - A proposed design of Ultra Wideband (UWB) pulse generator circuit is presented. The design is based on Source Couple Logic (SCL) for its low power and high immune to noise so it can be used in mixed signal ICs environment. The pulse is digitally generated by using SCL inverters and NAND gates; the output of clock pulse input is dual pulse signals opposite to each other. The design is simulated and result of the circuit is dual pulses with width of sub-nanosecond. The results gotten have satisfied the design idea as desired. Post simulation has been carried out by using HSPICE, the layout is done using Cadence Virtuoso and verification is done by Mentor Graphic Interactive tool. All simulations are based on MIMOS 0.35 μm process PDK.

    KW - Analog mixed signal circuit design

    KW - Pulse generation circuit

    KW - Source couple logic

    KW - Ultra wide band

    UR - http://www.scopus.com/inward/record.url?scp=63049086076&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=63049086076&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:63049086076

    VL - 9

    SP - 738

    EP - 744

    JO - Journal of Applied Sciences

    JF - Journal of Applied Sciences

    SN - 1812-5654

    IS - 4

    ER -