Partial encryption of compressed images employing FPGA

Md. Mamun Ibne Reaz, F. Mohd-Yasin, S. L. Tan, H. Y. Tan, M. I. Ibrahimy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

29 Citations (Scopus)

Abstract

In this paper, we present the realization of of partial encryption of compressed images on Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. A secure encryption algorithm is then used to encrypt only the crucial parts, which are considerably smaller than the original image. This will result in significant reduction in processing time and computational requirement for encryption and decryption. The breadth-first traversal linear lossless quadtree decomposition method is used for the partial compression and RSA is used for the encryption. Functional simulations are carried out to verify the functionality of the individual modules and the system on four different images. Comparisons, verification and analysis made validate the advantage of this approach. The design has utilized 2928 units of LC and a system frequency of 13.42MHz.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Pages2385-2388
Number of pages4
DOIs
Publication statusPublished - 2005
Externally publishedYes
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: 23 May 200526 May 2005

Other

OtherIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005
CountryJapan
CityKobe
Period23/5/0526/5/05

Fingerprint

Cryptography
Field programmable gate arrays (FPGA)
Decomposition
Hardware
Processing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ibne Reaz, M. M., Mohd-Yasin, F., Tan, S. L., Tan, H. Y., & Ibrahimy, M. I. (2005). Partial encryption of compressed images employing FPGA. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 2385-2388). [1465105] https://doi.org/10.1109/ISCAS.2005.1465105

Partial encryption of compressed images employing FPGA. / Ibne Reaz, Md. Mamun; Mohd-Yasin, F.; Tan, S. L.; Tan, H. Y.; Ibrahimy, M. I.

Proceedings - IEEE International Symposium on Circuits and Systems. 2005. p. 2385-2388 1465105.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ibne Reaz, MM, Mohd-Yasin, F, Tan, SL, Tan, HY & Ibrahimy, MI 2005, Partial encryption of compressed images employing FPGA. in Proceedings - IEEE International Symposium on Circuits and Systems., 1465105, pp. 2385-2388, IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005, Kobe, Japan, 23/5/05. https://doi.org/10.1109/ISCAS.2005.1465105
Ibne Reaz MM, Mohd-Yasin F, Tan SL, Tan HY, Ibrahimy MI. Partial encryption of compressed images employing FPGA. In Proceedings - IEEE International Symposium on Circuits and Systems. 2005. p. 2385-2388. 1465105 https://doi.org/10.1109/ISCAS.2005.1465105
Ibne Reaz, Md. Mamun ; Mohd-Yasin, F. ; Tan, S. L. ; Tan, H. Y. ; Ibrahimy, M. I. / Partial encryption of compressed images employing FPGA. Proceedings - IEEE International Symposium on Circuits and Systems. 2005. pp. 2385-2388
@inproceedings{5b050f451d014514b4e18bb16eb0033d,
title = "Partial encryption of compressed images employing FPGA",
abstract = "In this paper, we present the realization of of partial encryption of compressed images on Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. A secure encryption algorithm is then used to encrypt only the crucial parts, which are considerably smaller than the original image. This will result in significant reduction in processing time and computational requirement for encryption and decryption. The breadth-first traversal linear lossless quadtree decomposition method is used for the partial compression and RSA is used for the encryption. Functional simulations are carried out to verify the functionality of the individual modules and the system on four different images. Comparisons, verification and analysis made validate the advantage of this approach. The design has utilized 2928 units of LC and a system frequency of 13.42MHz.",
author = "{Ibne Reaz}, {Md. Mamun} and F. Mohd-Yasin and Tan, {S. L.} and Tan, {H. Y.} and Ibrahimy, {M. I.}",
year = "2005",
doi = "10.1109/ISCAS.2005.1465105",
language = "English",
pages = "2385--2388",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - Partial encryption of compressed images employing FPGA

AU - Ibne Reaz, Md. Mamun

AU - Mohd-Yasin, F.

AU - Tan, S. L.

AU - Tan, H. Y.

AU - Ibrahimy, M. I.

PY - 2005

Y1 - 2005

N2 - In this paper, we present the realization of of partial encryption of compressed images on Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. A secure encryption algorithm is then used to encrypt only the crucial parts, which are considerably smaller than the original image. This will result in significant reduction in processing time and computational requirement for encryption and decryption. The breadth-first traversal linear lossless quadtree decomposition method is used for the partial compression and RSA is used for the encryption. Functional simulations are carried out to verify the functionality of the individual modules and the system on four different images. Comparisons, verification and analysis made validate the advantage of this approach. The design has utilized 2928 units of LC and a system frequency of 13.42MHz.

AB - In this paper, we present the realization of of partial encryption of compressed images on Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. A secure encryption algorithm is then used to encrypt only the crucial parts, which are considerably smaller than the original image. This will result in significant reduction in processing time and computational requirement for encryption and decryption. The breadth-first traversal linear lossless quadtree decomposition method is used for the partial compression and RSA is used for the encryption. Functional simulations are carried out to verify the functionality of the individual modules and the system on four different images. Comparisons, verification and analysis made validate the advantage of this approach. The design has utilized 2928 units of LC and a system frequency of 13.42MHz.

UR - http://www.scopus.com/inward/record.url?scp=33747687096&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33747687096&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1465105

DO - 10.1109/ISCAS.2005.1465105

M3 - Conference contribution

SP - 2385

EP - 2388

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -