Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array

F. Salehuddin, I. Ahmad, F. A. Hamid, Azami Zaharim, Afifah Maheran A Hamid, P. Susthitha Menon N V Visvanathan, H. A. Elgomati, Burhanuddin Yeop Majlis, P. R. Apte

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this study, orthogonal array of L18 in Taguchi method was used to optimize the process parameters variance on threshold voltage (V TH) in 45nm p-channel Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device. The signal-to-noise (S/N) ratio and analysis of variance (ANOVA) are employed to study the performance characteristics of the PMOS device. There are eight process parameters (control factors) were varied for 2 and 3 levels to performed 18 experiments. Whereas, the two noise factors were varied for 2 levels to get four readings of VTH for every row of experiment. VTH results were used as the evaluation variable. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with L 18 Orthogonal Array to aid in design and optimize the process parameters. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In PMOS device, VTH implant dose (26%) and compensate implant dose (26%) were the major factors affecting the threshold voltage. While S/D Implant was identified as an adjustment factor in PMOS device. These adjustment factors have been used to get the nominal values of threshold voltage for PMOS device closer to -0.289V.

Original languageEnglish
Title of host publication2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings
Pages219-223
Number of pages5
DOIs
Publication statusPublished - 2012
Event2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Kuala Lumpur
Duration: 19 Sep 201221 Sep 2012

Other

Other2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012
CityKuala Lumpur
Period19/9/1221/9/12

Fingerprint

MOSFET devices
Simulators
Threshold voltage
Taguchi methods
Analysis of variance (ANOVA)
Signal to noise ratio
Experiments

Keywords

  • Leakage Current
  • NMOS Device
  • Taguchi Method
  • Threshold Voltage

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Salehuddin, F., Ahmad, I., Hamid, F. A., Zaharim, A., Hamid, A. M. A., N V Visvanathan, P. S. M., ... Apte, P. R. (2012). Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings (pp. 219-223). [6417127] https://doi.org/10.1109/SMElec.2012.6417127

Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array. / Salehuddin, F.; Ahmad, I.; Hamid, F. A.; Zaharim, Azami; Hamid, Afifah Maheran A; N V Visvanathan, P. Susthitha Menon; Elgomati, H. A.; Yeop Majlis, Burhanuddin; Apte, P. R.

2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 219-223 6417127.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Salehuddin, F, Ahmad, I, Hamid, FA, Zaharim, A, Hamid, AMA, N V Visvanathan, PSM, Elgomati, HA, Yeop Majlis, B & Apte, PR 2012, Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array. in 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings., 6417127, pp. 219-223, 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012, Kuala Lumpur, 19/9/12. https://doi.org/10.1109/SMElec.2012.6417127
Salehuddin F, Ahmad I, Hamid FA, Zaharim A, Hamid AMA, N V Visvanathan PSM et al. Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 219-223. 6417127 https://doi.org/10.1109/SMElec.2012.6417127
Salehuddin, F. ; Ahmad, I. ; Hamid, F. A. ; Zaharim, Azami ; Hamid, Afifah Maheran A ; N V Visvanathan, P. Susthitha Menon ; Elgomati, H. A. ; Yeop Majlis, Burhanuddin ; Apte, P. R. / Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array. 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. pp. 219-223
@inproceedings{84e6788c42384253a4b8572722836e48,
title = "Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array",
abstract = "In this study, orthogonal array of L18 in Taguchi method was used to optimize the process parameters variance on threshold voltage (V TH) in 45nm p-channel Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device. The signal-to-noise (S/N) ratio and analysis of variance (ANOVA) are employed to study the performance characteristics of the PMOS device. There are eight process parameters (control factors) were varied for 2 and 3 levels to performed 18 experiments. Whereas, the two noise factors were varied for 2 levels to get four readings of VTH for every row of experiment. VTH results were used as the evaluation variable. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with L 18 Orthogonal Array to aid in design and optimize the process parameters. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In PMOS device, VTH implant dose (26{\%}) and compensate implant dose (26{\%}) were the major factors affecting the threshold voltage. While S/D Implant was identified as an adjustment factor in PMOS device. These adjustment factors have been used to get the nominal values of threshold voltage for PMOS device closer to -0.289V.",
keywords = "Leakage Current, NMOS Device, Taguchi Method, Threshold Voltage",
author = "F. Salehuddin and I. Ahmad and Hamid, {F. A.} and Azami Zaharim and Hamid, {Afifah Maheran A} and {N V Visvanathan}, {P. Susthitha Menon} and Elgomati, {H. A.} and {Yeop Majlis}, Burhanuddin and Apte, {P. R.}",
year = "2012",
doi = "10.1109/SMElec.2012.6417127",
language = "English",
isbn = "9781467323963",
pages = "219--223",
booktitle = "2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings",

}

TY - GEN

T1 - Optimization of process parameter variation in 45nm p-channel MOSFET using L18 orthogonal array

AU - Salehuddin, F.

AU - Ahmad, I.

AU - Hamid, F. A.

AU - Zaharim, Azami

AU - Hamid, Afifah Maheran A

AU - N V Visvanathan, P. Susthitha Menon

AU - Elgomati, H. A.

AU - Yeop Majlis, Burhanuddin

AU - Apte, P. R.

PY - 2012

Y1 - 2012

N2 - In this study, orthogonal array of L18 in Taguchi method was used to optimize the process parameters variance on threshold voltage (V TH) in 45nm p-channel Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device. The signal-to-noise (S/N) ratio and analysis of variance (ANOVA) are employed to study the performance characteristics of the PMOS device. There are eight process parameters (control factors) were varied for 2 and 3 levels to performed 18 experiments. Whereas, the two noise factors were varied for 2 levels to get four readings of VTH for every row of experiment. VTH results were used as the evaluation variable. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with L 18 Orthogonal Array to aid in design and optimize the process parameters. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In PMOS device, VTH implant dose (26%) and compensate implant dose (26%) were the major factors affecting the threshold voltage. While S/D Implant was identified as an adjustment factor in PMOS device. These adjustment factors have been used to get the nominal values of threshold voltage for PMOS device closer to -0.289V.

AB - In this study, orthogonal array of L18 in Taguchi method was used to optimize the process parameters variance on threshold voltage (V TH) in 45nm p-channel Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device. The signal-to-noise (S/N) ratio and analysis of variance (ANOVA) are employed to study the performance characteristics of the PMOS device. There are eight process parameters (control factors) were varied for 2 and 3 levels to performed 18 experiments. Whereas, the two noise factors were varied for 2 levels to get four readings of VTH for every row of experiment. VTH results were used as the evaluation variable. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with L 18 Orthogonal Array to aid in design and optimize the process parameters. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In PMOS device, VTH implant dose (26%) and compensate implant dose (26%) were the major factors affecting the threshold voltage. While S/D Implant was identified as an adjustment factor in PMOS device. These adjustment factors have been used to get the nominal values of threshold voltage for PMOS device closer to -0.289V.

KW - Leakage Current

KW - NMOS Device

KW - Taguchi Method

KW - Threshold Voltage

UR - http://www.scopus.com/inward/record.url?scp=84874123696&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874123696&partnerID=8YFLogxK

U2 - 10.1109/SMElec.2012.6417127

DO - 10.1109/SMElec.2012.6417127

M3 - Conference contribution

SN - 9781467323963

SP - 219

EP - 223

BT - 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings

ER -