Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method

A. H. Afifah Maheran, P. Susthitha Menon N V Visvanathan, I. Ahmad, S. Shaari

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

In this article, Taguchi orthogonal array method was used to optimize the process parameters during the design of a 22 nm n-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) in order to decrease the leakage current (ILEAK) of the device. Titanium dioxide (TiO2) was used as the dielectric layer to replace the traditional silicon dioxide SiO2 and tungsten silicide (WSix) was used as a metal gate to replace polysilicon. The device's fabrication and electrical characterization were executed using ATHENA and ATLAS modules from Silvaco International. Taguchi's Power of Three Series L9 orthogonal array was used to optimize the device process parameters and to finally predict the best process parameter combination to obtain the minimum leakage current (ILEAK) using Smaller-the-Better (STB) signal-to-noise ratio (SNR). The optimization resulted in the attainment of the lowest ILEAK mean value of 0.25759 nA/μm which is in accordance to the predicted value given in the International Technology Roadmap for Semiconductors (ITRS) 2011.

Original languageEnglish
Pages (from-to)1-5
Number of pages5
JournalJurnal Teknologi (Sciences and Engineering)
Volume68
Issue number4
DOIs
Publication statusPublished - 2014

Fingerprint

Taguchi methods
MOSFET devices
Leakage currents
Polysilicon
Titanium dioxide
Tungsten
Signal to noise ratio
Silica
Semiconductor materials
Fabrication
Metals

Keywords

  • High-k/metal gate
  • Leakage current
  • Silvaco software
  • Taguchi method

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method. / Afifah Maheran, A. H.; N V Visvanathan, P. Susthitha Menon; Ahmad, I.; Shaari, S.

In: Jurnal Teknologi (Sciences and Engineering), Vol. 68, No. 4, 2014, p. 1-5.

Research output: Contribution to journalArticle

@article{0720204df2044bf892b8a02cb834ac84,
title = "Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method",
abstract = "In this article, Taguchi orthogonal array method was used to optimize the process parameters during the design of a 22 nm n-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) in order to decrease the leakage current (ILEAK) of the device. Titanium dioxide (TiO2) was used as the dielectric layer to replace the traditional silicon dioxide SiO2 and tungsten silicide (WSix) was used as a metal gate to replace polysilicon. The device's fabrication and electrical characterization were executed using ATHENA and ATLAS modules from Silvaco International. Taguchi's Power of Three Series L9 orthogonal array was used to optimize the device process parameters and to finally predict the best process parameter combination to obtain the minimum leakage current (ILEAK) using Smaller-the-Better (STB) signal-to-noise ratio (SNR). The optimization resulted in the attainment of the lowest ILEAK mean value of 0.25759 nA/μm which is in accordance to the predicted value given in the International Technology Roadmap for Semiconductors (ITRS) 2011.",
keywords = "High-k/metal gate, Leakage current, Silvaco software, Taguchi method",
author = "{Afifah Maheran}, {A. H.} and {N V Visvanathan}, {P. Susthitha Menon} and I. Ahmad and S. Shaari",
year = "2014",
doi = "10.11113/jt.v68.2987",
language = "English",
volume = "68",
pages = "1--5",
journal = "Jurnal Teknologi",
issn = "0127-9696",
publisher = "Penerbit Universiti Teknologi Malaysia",
number = "4",

}

TY - JOUR

T1 - Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method

AU - Afifah Maheran, A. H.

AU - N V Visvanathan, P. Susthitha Menon

AU - Ahmad, I.

AU - Shaari, S.

PY - 2014

Y1 - 2014

N2 - In this article, Taguchi orthogonal array method was used to optimize the process parameters during the design of a 22 nm n-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) in order to decrease the leakage current (ILEAK) of the device. Titanium dioxide (TiO2) was used as the dielectric layer to replace the traditional silicon dioxide SiO2 and tungsten silicide (WSix) was used as a metal gate to replace polysilicon. The device's fabrication and electrical characterization were executed using ATHENA and ATLAS modules from Silvaco International. Taguchi's Power of Three Series L9 orthogonal array was used to optimize the device process parameters and to finally predict the best process parameter combination to obtain the minimum leakage current (ILEAK) using Smaller-the-Better (STB) signal-to-noise ratio (SNR). The optimization resulted in the attainment of the lowest ILEAK mean value of 0.25759 nA/μm which is in accordance to the predicted value given in the International Technology Roadmap for Semiconductors (ITRS) 2011.

AB - In this article, Taguchi orthogonal array method was used to optimize the process parameters during the design of a 22 nm n-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) in order to decrease the leakage current (ILEAK) of the device. Titanium dioxide (TiO2) was used as the dielectric layer to replace the traditional silicon dioxide SiO2 and tungsten silicide (WSix) was used as a metal gate to replace polysilicon. The device's fabrication and electrical characterization were executed using ATHENA and ATLAS modules from Silvaco International. Taguchi's Power of Three Series L9 orthogonal array was used to optimize the device process parameters and to finally predict the best process parameter combination to obtain the minimum leakage current (ILEAK) using Smaller-the-Better (STB) signal-to-noise ratio (SNR). The optimization resulted in the attainment of the lowest ILEAK mean value of 0.25759 nA/μm which is in accordance to the predicted value given in the International Technology Roadmap for Semiconductors (ITRS) 2011.

KW - High-k/metal gate

KW - Leakage current

KW - Silvaco software

KW - Taguchi method

UR - http://www.scopus.com/inward/record.url?scp=84906853095&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906853095&partnerID=8YFLogxK

U2 - 10.11113/jt.v68.2987

DO - 10.11113/jt.v68.2987

M3 - Article

VL - 68

SP - 1

EP - 5

JO - Jurnal Teknologi

JF - Jurnal Teknologi

SN - 0127-9696

IS - 4

ER -