Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique

Yazan Samir Algnabi, Furat A. Aldaamee, Rozita Teymourzadeh, Masuri Othman, Md. Shabiul Islam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

The prevalent need for very high speed digital signals processing in wireless communications has driven communications system to higher levels of performance. The objective of this paper is to propose a novel structure for efficient implementation of the Fast Fourier Transform (FFT) processor to meet the requirements of high speed wireless communication system standards. Based on the algorithm, architecture analysis, a design of pipeline Radix 22 SDF FFT processor based on the digit-slicing Multiplier-Less technique is proposed. Furthermore, this paper proposes an optimal constant multiplication arithmetic design to multiply a fixed point input by means of one of the several present twiddle factor constants. The proposed architecture was simulated using MATLAB software and the Field Programmable Gate Array (FPGA) Virtex 4 was targeted to synthesise the proposed architecture. The design was tested in real hardware of TLA5201 logic analyzer and the ISE synthesis report resulted in high speeds of 669.277 MHz with a total equivalent gate count of 14,854. This is a significant improvement over the Radix 22 DIF SDF FFT processor from which it can be concluded that the proposed pipeline Radix 22 DIF SDF FFT processor based on digit-slicing multiplier-less is capable of solving the problems that affect the capabilities of most high speed wireless communication systems in FFT and possesses huge potential for future research.

Original languageEnglish
Title of host publication2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings
Pages470-474
Number of pages5
DOIs
Publication statusPublished - 2012
Event2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Kuala Lumpur
Duration: 19 Sep 201221 Sep 2012

Other

Other2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012
CityKuala Lumpur
Period19/9/1221/9/12

Fingerprint

Fast Fourier transforms
Pipelines
Communication systems
Digital signal processing
MATLAB
Field programmable gate arrays (FPGA)
Hardware
Communication

Keywords

  • Constant Multiplication Arithmetic
  • Digit-Slicing Multiplier-Less
  • Fast Fourier Transform
  • Radix 2 DIF SDF

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Algnabi, Y. S., Aldaamee, F. A., Teymourzadeh, R., Othman, M., & Islam, M. S. (2012). Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings (pp. 470-474). [6417188] https://doi.org/10.1109/SMElec.2012.6417188

Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique. / Algnabi, Yazan Samir; Aldaamee, Furat A.; Teymourzadeh, Rozita; Othman, Masuri; Islam, Md. Shabiul.

2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 470-474 6417188.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Algnabi, YS, Aldaamee, FA, Teymourzadeh, R, Othman, M & Islam, MS 2012, Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique. in 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings., 6417188, pp. 470-474, 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012, Kuala Lumpur, 19/9/12. https://doi.org/10.1109/SMElec.2012.6417188
Algnabi YS, Aldaamee FA, Teymourzadeh R, Othman M, Islam MS. Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 470-474. 6417188 https://doi.org/10.1109/SMElec.2012.6417188
Algnabi, Yazan Samir ; Aldaamee, Furat A. ; Teymourzadeh, Rozita ; Othman, Masuri ; Islam, Md. Shabiul. / Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique. 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. pp. 470-474
@inproceedings{f7c5250b99da4773b27ae3472ccd9a86,
title = "Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique",
abstract = "The prevalent need for very high speed digital signals processing in wireless communications has driven communications system to higher levels of performance. The objective of this paper is to propose a novel structure for efficient implementation of the Fast Fourier Transform (FFT) processor to meet the requirements of high speed wireless communication system standards. Based on the algorithm, architecture analysis, a design of pipeline Radix 22 SDF FFT processor based on the digit-slicing Multiplier-Less technique is proposed. Furthermore, this paper proposes an optimal constant multiplication arithmetic design to multiply a fixed point input by means of one of the several present twiddle factor constants. The proposed architecture was simulated using MATLAB software and the Field Programmable Gate Array (FPGA) Virtex 4 was targeted to synthesise the proposed architecture. The design was tested in real hardware of TLA5201 logic analyzer and the ISE synthesis report resulted in high speeds of 669.277 MHz with a total equivalent gate count of 14,854. This is a significant improvement over the Radix 22 DIF SDF FFT processor from which it can be concluded that the proposed pipeline Radix 22 DIF SDF FFT processor based on digit-slicing multiplier-less is capable of solving the problems that affect the capabilities of most high speed wireless communication systems in FFT and possesses huge potential for future research.",
keywords = "Constant Multiplication Arithmetic, Digit-Slicing Multiplier-Less, Fast Fourier Transform, Radix 2 DIF SDF",
author = "Algnabi, {Yazan Samir} and Aldaamee, {Furat A.} and Rozita Teymourzadeh and Masuri Othman and Islam, {Md. Shabiul}",
year = "2012",
doi = "10.1109/SMElec.2012.6417188",
language = "English",
isbn = "9781467323963",
pages = "470--474",
booktitle = "2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings",

}

TY - GEN

T1 - Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique

AU - Algnabi, Yazan Samir

AU - Aldaamee, Furat A.

AU - Teymourzadeh, Rozita

AU - Othman, Masuri

AU - Islam, Md. Shabiul

PY - 2012

Y1 - 2012

N2 - The prevalent need for very high speed digital signals processing in wireless communications has driven communications system to higher levels of performance. The objective of this paper is to propose a novel structure for efficient implementation of the Fast Fourier Transform (FFT) processor to meet the requirements of high speed wireless communication system standards. Based on the algorithm, architecture analysis, a design of pipeline Radix 22 SDF FFT processor based on the digit-slicing Multiplier-Less technique is proposed. Furthermore, this paper proposes an optimal constant multiplication arithmetic design to multiply a fixed point input by means of one of the several present twiddle factor constants. The proposed architecture was simulated using MATLAB software and the Field Programmable Gate Array (FPGA) Virtex 4 was targeted to synthesise the proposed architecture. The design was tested in real hardware of TLA5201 logic analyzer and the ISE synthesis report resulted in high speeds of 669.277 MHz with a total equivalent gate count of 14,854. This is a significant improvement over the Radix 22 DIF SDF FFT processor from which it can be concluded that the proposed pipeline Radix 22 DIF SDF FFT processor based on digit-slicing multiplier-less is capable of solving the problems that affect the capabilities of most high speed wireless communication systems in FFT and possesses huge potential for future research.

AB - The prevalent need for very high speed digital signals processing in wireless communications has driven communications system to higher levels of performance. The objective of this paper is to propose a novel structure for efficient implementation of the Fast Fourier Transform (FFT) processor to meet the requirements of high speed wireless communication system standards. Based on the algorithm, architecture analysis, a design of pipeline Radix 22 SDF FFT processor based on the digit-slicing Multiplier-Less technique is proposed. Furthermore, this paper proposes an optimal constant multiplication arithmetic design to multiply a fixed point input by means of one of the several present twiddle factor constants. The proposed architecture was simulated using MATLAB software and the Field Programmable Gate Array (FPGA) Virtex 4 was targeted to synthesise the proposed architecture. The design was tested in real hardware of TLA5201 logic analyzer and the ISE synthesis report resulted in high speeds of 669.277 MHz with a total equivalent gate count of 14,854. This is a significant improvement over the Radix 22 DIF SDF FFT processor from which it can be concluded that the proposed pipeline Radix 22 DIF SDF FFT processor based on digit-slicing multiplier-less is capable of solving the problems that affect the capabilities of most high speed wireless communication systems in FFT and possesses huge potential for future research.

KW - Constant Multiplication Arithmetic

KW - Digit-Slicing Multiplier-Less

KW - Fast Fourier Transform

KW - Radix 2 DIF SDF

UR - http://www.scopus.com/inward/record.url?scp=84874133928&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874133928&partnerID=8YFLogxK

U2 - 10.1109/SMElec.2012.6417188

DO - 10.1109/SMElec.2012.6417188

M3 - Conference contribution

AN - SCOPUS:84874133928

SN - 9781467323963

SP - 470

EP - 474

BT - 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings

ER -