Low spikes and low harmonic distortion multilevel inverter for induction motor implementation

Ezzidin H.E. Aboadla, Khairil A. Aznan, Majdee Tohtayong, Sheroz Khan, Hannan M A, M. N. Uddin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Different Modulation techniques are suggested for use in electronic converters' applications for getting minimized Total Harmonic Distortion (THD). One of such techniques a Selective Harmonics Elimination Pulse Width Modulation (SHE-PWM) scheme. Specific odd harmonics can be mitigated by operating the semiconductor switches in H-bridge inverters at optimized switching angles of the PWM signals. These switching angles are determined by calculating a set of nonlinear equations. Multilevel converters operated by PWM, suffer from the issue of harmonic spikes in the output voltage. In this paper, an improved scheme of SHE-PWM is proposed for multilevel converter to mitigate THD and supress the harmonic spikes of the system. To investigate and confirm the proposed technique, a five-level cascade multilevel inverter is simulated, and experimentally implemented. It is seen that the simulation results are verified experimentally by eliminating loworder harmoinics in getting a THD of 23.20% without using filter. The experimental results of the developed multilevel converer is validated with the simulation results under different performance conditions which show a complete agreement between them in terms of shapes and values.

Original languageEnglish
Title of host publication2017 IEEE Industry Applications Society Annual Meeting, IAS 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-7
Number of pages7
Volume2017-January
ISBN (Electronic)9781509048946
DOIs
Publication statusPublished - 8 Nov 2017
Externally publishedYes
Event2017 IEEE Industry Applications Society Annual Meeting, IAS 2017 - Cincinnati, United States
Duration: 1 Oct 20175 Oct 2017

Other

Other2017 IEEE Industry Applications Society Annual Meeting, IAS 2017
CountryUnited States
CityCincinnati
Period1/10/175/10/17

Fingerprint

Induction Motor
Harmonic distortion
Inverter
Spike
Pulse width modulation
Induction motors
Harmonic
Converter
Semiconductor switches
Modulation
Nonlinear equations
Elimination
Angle
Electric potential
Cascade
Semiconductors
Switch
Nonlinear Equations
Simulation
Odd

Keywords

  • Harmonic spikes
  • Multilevel inverter
  • Selective harmonic elimination
  • THD

ASJC Scopus subject areas

  • Industrial and Manufacturing Engineering
  • Control and Optimization
  • Energy Engineering and Power Technology
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Aboadla, E. H. E., Aznan, K. A., Tohtayong, M., Khan, S., M A, H., & Uddin, M. N. (2017). Low spikes and low harmonic distortion multilevel inverter for induction motor implementation. In 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017 (Vol. 2017-January, pp. 1-7). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IAS.2017.8101760

Low spikes and low harmonic distortion multilevel inverter for induction motor implementation. / Aboadla, Ezzidin H.E.; Aznan, Khairil A.; Tohtayong, Majdee; Khan, Sheroz; M A, Hannan; Uddin, M. N.

2017 IEEE Industry Applications Society Annual Meeting, IAS 2017. Vol. 2017-January Institute of Electrical and Electronics Engineers Inc., 2017. p. 1-7.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Aboadla, EHE, Aznan, KA, Tohtayong, M, Khan, S, M A, H & Uddin, MN 2017, Low spikes and low harmonic distortion multilevel inverter for induction motor implementation. in 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017. vol. 2017-January, Institute of Electrical and Electronics Engineers Inc., pp. 1-7, 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017, Cincinnati, United States, 1/10/17. https://doi.org/10.1109/IAS.2017.8101760
Aboadla EHE, Aznan KA, Tohtayong M, Khan S, M A H, Uddin MN. Low spikes and low harmonic distortion multilevel inverter for induction motor implementation. In 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017. Vol. 2017-January. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1-7 https://doi.org/10.1109/IAS.2017.8101760
Aboadla, Ezzidin H.E. ; Aznan, Khairil A. ; Tohtayong, Majdee ; Khan, Sheroz ; M A, Hannan ; Uddin, M. N. / Low spikes and low harmonic distortion multilevel inverter for induction motor implementation. 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017. Vol. 2017-January Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1-7
@inproceedings{915962f75b224b0b990a7c0a0658714c,
title = "Low spikes and low harmonic distortion multilevel inverter for induction motor implementation",
abstract = "Different Modulation techniques are suggested for use in electronic converters' applications for getting minimized Total Harmonic Distortion (THD). One of such techniques a Selective Harmonics Elimination Pulse Width Modulation (SHE-PWM) scheme. Specific odd harmonics can be mitigated by operating the semiconductor switches in H-bridge inverters at optimized switching angles of the PWM signals. These switching angles are determined by calculating a set of nonlinear equations. Multilevel converters operated by PWM, suffer from the issue of harmonic spikes in the output voltage. In this paper, an improved scheme of SHE-PWM is proposed for multilevel converter to mitigate THD and supress the harmonic spikes of the system. To investigate and confirm the proposed technique, a five-level cascade multilevel inverter is simulated, and experimentally implemented. It is seen that the simulation results are verified experimentally by eliminating loworder harmoinics in getting a THD of 23.20{\%} without using filter. The experimental results of the developed multilevel converer is validated with the simulation results under different performance conditions which show a complete agreement between them in terms of shapes and values.",
keywords = "Harmonic spikes, Multilevel inverter, Selective harmonic elimination, THD",
author = "Aboadla, {Ezzidin H.E.} and Aznan, {Khairil A.} and Majdee Tohtayong and Sheroz Khan and {M A}, Hannan and Uddin, {M. N.}",
year = "2017",
month = "11",
day = "8",
doi = "10.1109/IAS.2017.8101760",
language = "English",
volume = "2017-January",
pages = "1--7",
booktitle = "2017 IEEE Industry Applications Society Annual Meeting, IAS 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Low spikes and low harmonic distortion multilevel inverter for induction motor implementation

AU - Aboadla, Ezzidin H.E.

AU - Aznan, Khairil A.

AU - Tohtayong, Majdee

AU - Khan, Sheroz

AU - M A, Hannan

AU - Uddin, M. N.

PY - 2017/11/8

Y1 - 2017/11/8

N2 - Different Modulation techniques are suggested for use in electronic converters' applications for getting minimized Total Harmonic Distortion (THD). One of such techniques a Selective Harmonics Elimination Pulse Width Modulation (SHE-PWM) scheme. Specific odd harmonics can be mitigated by operating the semiconductor switches in H-bridge inverters at optimized switching angles of the PWM signals. These switching angles are determined by calculating a set of nonlinear equations. Multilevel converters operated by PWM, suffer from the issue of harmonic spikes in the output voltage. In this paper, an improved scheme of SHE-PWM is proposed for multilevel converter to mitigate THD and supress the harmonic spikes of the system. To investigate and confirm the proposed technique, a five-level cascade multilevel inverter is simulated, and experimentally implemented. It is seen that the simulation results are verified experimentally by eliminating loworder harmoinics in getting a THD of 23.20% without using filter. The experimental results of the developed multilevel converer is validated with the simulation results under different performance conditions which show a complete agreement between them in terms of shapes and values.

AB - Different Modulation techniques are suggested for use in electronic converters' applications for getting minimized Total Harmonic Distortion (THD). One of such techniques a Selective Harmonics Elimination Pulse Width Modulation (SHE-PWM) scheme. Specific odd harmonics can be mitigated by operating the semiconductor switches in H-bridge inverters at optimized switching angles of the PWM signals. These switching angles are determined by calculating a set of nonlinear equations. Multilevel converters operated by PWM, suffer from the issue of harmonic spikes in the output voltage. In this paper, an improved scheme of SHE-PWM is proposed for multilevel converter to mitigate THD and supress the harmonic spikes of the system. To investigate and confirm the proposed technique, a five-level cascade multilevel inverter is simulated, and experimentally implemented. It is seen that the simulation results are verified experimentally by eliminating loworder harmoinics in getting a THD of 23.20% without using filter. The experimental results of the developed multilevel converer is validated with the simulation results under different performance conditions which show a complete agreement between them in terms of shapes and values.

KW - Harmonic spikes

KW - Multilevel inverter

KW - Selective harmonic elimination

KW - THD

UR - http://www.scopus.com/inward/record.url?scp=85044213314&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044213314&partnerID=8YFLogxK

U2 - 10.1109/IAS.2017.8101760

DO - 10.1109/IAS.2017.8101760

M3 - Conference contribution

AN - SCOPUS:85044213314

VL - 2017-January

SP - 1

EP - 7

BT - 2017 IEEE Industry Applications Society Annual Meeting, IAS 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -