Low power high-speed current comparator using 130nm CMOS technology

Md Torikul Islam Badal, Mujahidun Bin Mashuri, Md. Mamun Ibne Reaz, Noorfazila Kamal, Fazida Hanim Hashim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Current comparators are extensively used in current steering (CS) digital to analog data converters (DAC) which are used in almost all digital devices now days. With the growing demand for higher operation speed and longer battery life, it is crucial that the propagation delay and the power consumption of current comparator circuitry be further reduced. To this view in this research, a low power and high-speed CMOS current comparator using a Wilson current mirror circuitry at input stage have been presented. The circuit has been designed using Mentor Graphic - CEDEC's Silterra Design Kit based on 0.13 μm standard CMOS process and layout have been presented. The achieved propagation delay of the designed comparator is 0.37ns. The designed circuit consumes 0.3461mW and 0.1915mW power when the difference in input current is ±0.4μA and ±0.1μA respectively. Through performance comparison with converters presented in previous researches, it has been shown that the proposed current converter provides the lowest propagation delay and lowest power consumption for input current difference of ±0.4μA and ±0.1μA. Thus, this research represents a significant improvement of the performance of current comparator circuitry.

Original languageEnglish
Title of host publication2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages72-76
Number of pages5
ISBN (Electronic)9781509028894
DOIs
Publication statusPublished - 27 Mar 2017
Event2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016 - Putrajaya, Malaysia
Duration: 14 Nov 201616 Nov 2016

Other

Other2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016
CountryMalaysia
CityPutrajaya
Period14/11/1616/11/16

Fingerprint

CMOS
high speed
Electric power utilization
Digital devices
Networks (circuits)
propagation
data converters
analog data
Mirrors
kits
layouts
converters
electric batteries
mirrors

Keywords

  • CMOS current comparator
  • Current mirror
  • Power dissipation
  • Propagation delay

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Biomedical Engineering
  • Control and Systems Engineering
  • Hardware and Architecture
  • Computer Networks and Communications
  • Instrumentation

Cite this

Badal, M. T. I., Mashuri, M. B., Ibne Reaz, M. M., Kamal, N., & Hashim, F. H. (2017). Low power high-speed current comparator using 130nm CMOS technology. In 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016 (pp. 72-76). [7888012] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICAEES.2016.7888012

Low power high-speed current comparator using 130nm CMOS technology. / Badal, Md Torikul Islam; Mashuri, Mujahidun Bin; Ibne Reaz, Md. Mamun; Kamal, Noorfazila; Hashim, Fazida Hanim.

2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016. Institute of Electrical and Electronics Engineers Inc., 2017. p. 72-76 7888012.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Badal, MTI, Mashuri, MB, Ibne Reaz, MM, Kamal, N & Hashim, FH 2017, Low power high-speed current comparator using 130nm CMOS technology. in 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016., 7888012, Institute of Electrical and Electronics Engineers Inc., pp. 72-76, 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016, Putrajaya, Malaysia, 14/11/16. https://doi.org/10.1109/ICAEES.2016.7888012
Badal MTI, Mashuri MB, Ibne Reaz MM, Kamal N, Hashim FH. Low power high-speed current comparator using 130nm CMOS technology. In 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016. Institute of Electrical and Electronics Engineers Inc. 2017. p. 72-76. 7888012 https://doi.org/10.1109/ICAEES.2016.7888012
Badal, Md Torikul Islam ; Mashuri, Mujahidun Bin ; Ibne Reaz, Md. Mamun ; Kamal, Noorfazila ; Hashim, Fazida Hanim. / Low power high-speed current comparator using 130nm CMOS technology. 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 72-76
@inproceedings{5a2473206da34559b2c7b58fc227698b,
title = "Low power high-speed current comparator using 130nm CMOS technology",
abstract = "Current comparators are extensively used in current steering (CS) digital to analog data converters (DAC) which are used in almost all digital devices now days. With the growing demand for higher operation speed and longer battery life, it is crucial that the propagation delay and the power consumption of current comparator circuitry be further reduced. To this view in this research, a low power and high-speed CMOS current comparator using a Wilson current mirror circuitry at input stage have been presented. The circuit has been designed using Mentor Graphic - CEDEC's Silterra Design Kit based on 0.13 μm standard CMOS process and layout have been presented. The achieved propagation delay of the designed comparator is 0.37ns. The designed circuit consumes 0.3461mW and 0.1915mW power when the difference in input current is ±0.4μA and ±0.1μA respectively. Through performance comparison with converters presented in previous researches, it has been shown that the proposed current converter provides the lowest propagation delay and lowest power consumption for input current difference of ±0.4μA and ±0.1μA. Thus, this research represents a significant improvement of the performance of current comparator circuitry.",
keywords = "CMOS current comparator, Current mirror, Power dissipation, Propagation delay",
author = "Badal, {Md Torikul Islam} and Mashuri, {Mujahidun Bin} and {Ibne Reaz}, {Md. Mamun} and Noorfazila Kamal and Hashim, {Fazida Hanim}",
year = "2017",
month = "3",
day = "27",
doi = "10.1109/ICAEES.2016.7888012",
language = "English",
pages = "72--76",
booktitle = "2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Low power high-speed current comparator using 130nm CMOS technology

AU - Badal, Md Torikul Islam

AU - Mashuri, Mujahidun Bin

AU - Ibne Reaz, Md. Mamun

AU - Kamal, Noorfazila

AU - Hashim, Fazida Hanim

PY - 2017/3/27

Y1 - 2017/3/27

N2 - Current comparators are extensively used in current steering (CS) digital to analog data converters (DAC) which are used in almost all digital devices now days. With the growing demand for higher operation speed and longer battery life, it is crucial that the propagation delay and the power consumption of current comparator circuitry be further reduced. To this view in this research, a low power and high-speed CMOS current comparator using a Wilson current mirror circuitry at input stage have been presented. The circuit has been designed using Mentor Graphic - CEDEC's Silterra Design Kit based on 0.13 μm standard CMOS process and layout have been presented. The achieved propagation delay of the designed comparator is 0.37ns. The designed circuit consumes 0.3461mW and 0.1915mW power when the difference in input current is ±0.4μA and ±0.1μA respectively. Through performance comparison with converters presented in previous researches, it has been shown that the proposed current converter provides the lowest propagation delay and lowest power consumption for input current difference of ±0.4μA and ±0.1μA. Thus, this research represents a significant improvement of the performance of current comparator circuitry.

AB - Current comparators are extensively used in current steering (CS) digital to analog data converters (DAC) which are used in almost all digital devices now days. With the growing demand for higher operation speed and longer battery life, it is crucial that the propagation delay and the power consumption of current comparator circuitry be further reduced. To this view in this research, a low power and high-speed CMOS current comparator using a Wilson current mirror circuitry at input stage have been presented. The circuit has been designed using Mentor Graphic - CEDEC's Silterra Design Kit based on 0.13 μm standard CMOS process and layout have been presented. The achieved propagation delay of the designed comparator is 0.37ns. The designed circuit consumes 0.3461mW and 0.1915mW power when the difference in input current is ±0.4μA and ±0.1μA respectively. Through performance comparison with converters presented in previous researches, it has been shown that the proposed current converter provides the lowest propagation delay and lowest power consumption for input current difference of ±0.4μA and ±0.1μA. Thus, this research represents a significant improvement of the performance of current comparator circuitry.

KW - CMOS current comparator

KW - Current mirror

KW - Power dissipation

KW - Propagation delay

UR - http://www.scopus.com/inward/record.url?scp=85018180820&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85018180820&partnerID=8YFLogxK

U2 - 10.1109/ICAEES.2016.7888012

DO - 10.1109/ICAEES.2016.7888012

M3 - Conference contribution

SP - 72

EP - 76

BT - 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering, ICAEES 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -