Low power designs of current steered DACs in CMOS process: A review

Zeti Mazlanna Binti Mazlan, Jubayer Jalil, Md. Mamun Ibne Reaz, Fazida Hanim Hashim

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Low power design has become popular nowadays because ofdevelopment of improveddata converters with high resolution in CMOS process. Electronic device manufacturersare competing each other to produce devices that can extend battery life, have inexpensive packaging and cooling systems as well as reduce the size.The objective of this paper is to review various low power designs in digital to analog converters (DAC). The methods used to reduce the power consumption are presented in details. We focused the designs in the segmentation current steering DACs, as most of the low power designs illustarted in literatures are based on this architecture. From this review, we find that triple segmented architectureand spike free switching can reduce the power consumption effectively. This review paper can be a reference for the researchers and engineers to develop low power CMOS DACsfor various applications.

Original languageEnglish
Pages (from-to)207-225
Number of pages19
JournalInternational Journal on Electrical Engineering and Informatics
Volume7
Issue number2
DOIs
Publication statusPublished - 13 Jul 2015
Externally publishedYes

Fingerprint

Electric power utilization
Digital to analog conversion
Cooling systems
Packaging
Engineers

Keywords

  • CMOS
  • Current steering
  • Digital to analog converter
  • Low power
  • Segmentation

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Low power designs of current steered DACs in CMOS process : A review. / Mazlan, Zeti Mazlanna Binti; Jalil, Jubayer; Ibne Reaz, Md. Mamun; Hashim, Fazida Hanim.

In: International Journal on Electrical Engineering and Informatics, Vol. 7, No. 2, 13.07.2015, p. 207-225.

Research output: Contribution to journalArticle

@article{4edfb3b62e5f479189242389722fb502,
title = "Low power designs of current steered DACs in CMOS process: A review",
abstract = "Low power design has become popular nowadays because ofdevelopment of improveddata converters with high resolution in CMOS process. Electronic device manufacturersare competing each other to produce devices that can extend battery life, have inexpensive packaging and cooling systems as well as reduce the size.The objective of this paper is to review various low power designs in digital to analog converters (DAC). The methods used to reduce the power consumption are presented in details. We focused the designs in the segmentation current steering DACs, as most of the low power designs illustarted in literatures are based on this architecture. From this review, we find that triple segmented architectureand spike free switching can reduce the power consumption effectively. This review paper can be a reference for the researchers and engineers to develop low power CMOS DACsfor various applications.",
keywords = "CMOS, Current steering, Digital to analog converter, Low power, Segmentation",
author = "Mazlan, {Zeti Mazlanna Binti} and Jubayer Jalil and {Ibne Reaz}, {Md. Mamun} and Hashim, {Fazida Hanim}",
year = "2015",
month = "7",
day = "13",
doi = "10.15676/ijeei.2015.7.2.4",
language = "English",
volume = "7",
pages = "207--225",
journal = "International Journal on Electrical Engineering and Informatics",
issn = "2085-6830",
publisher = "The School of Electrical Engineering and Informatics, Institut Teknologi Bandung",
number = "2",

}

TY - JOUR

T1 - Low power designs of current steered DACs in CMOS process

T2 - A review

AU - Mazlan, Zeti Mazlanna Binti

AU - Jalil, Jubayer

AU - Ibne Reaz, Md. Mamun

AU - Hashim, Fazida Hanim

PY - 2015/7/13

Y1 - 2015/7/13

N2 - Low power design has become popular nowadays because ofdevelopment of improveddata converters with high resolution in CMOS process. Electronic device manufacturersare competing each other to produce devices that can extend battery life, have inexpensive packaging and cooling systems as well as reduce the size.The objective of this paper is to review various low power designs in digital to analog converters (DAC). The methods used to reduce the power consumption are presented in details. We focused the designs in the segmentation current steering DACs, as most of the low power designs illustarted in literatures are based on this architecture. From this review, we find that triple segmented architectureand spike free switching can reduce the power consumption effectively. This review paper can be a reference for the researchers and engineers to develop low power CMOS DACsfor various applications.

AB - Low power design has become popular nowadays because ofdevelopment of improveddata converters with high resolution in CMOS process. Electronic device manufacturersare competing each other to produce devices that can extend battery life, have inexpensive packaging and cooling systems as well as reduce the size.The objective of this paper is to review various low power designs in digital to analog converters (DAC). The methods used to reduce the power consumption are presented in details. We focused the designs in the segmentation current steering DACs, as most of the low power designs illustarted in literatures are based on this architecture. From this review, we find that triple segmented architectureand spike free switching can reduce the power consumption effectively. This review paper can be a reference for the researchers and engineers to develop low power CMOS DACsfor various applications.

KW - CMOS

KW - Current steering

KW - Digital to analog converter

KW - Low power

KW - Segmentation

UR - http://www.scopus.com/inward/record.url?scp=84936948413&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84936948413&partnerID=8YFLogxK

U2 - 10.15676/ijeei.2015.7.2.4

DO - 10.15676/ijeei.2015.7.2.4

M3 - Article

AN - SCOPUS:84936948413

VL - 7

SP - 207

EP - 225

JO - International Journal on Electrical Engineering and Informatics

JF - International Journal on Electrical Engineering and Informatics

SN - 2085-6830

IS - 2

ER -