Low power 18T pass transistor logic ripple carry adder

Veeraiyah Thangasamy, Noor Ain Kamsani, Mohd Nizar Hamidon, Shaiful Jahari Hashim, Zubaida Yusoff, Muhammad Faiz Bukhori

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, a high-speed low-power 18T CMOS full adder design featuring full-swing output is proposed. The adder is designed and simulated using pass transistor logic of the 130 nm CMOS technology, at a supply voltage of 1.2V. The obtained Power Delay Product (PDP) of its critical path is 22 × 10−18 J, which is a marked improvement of 61% to 98% compared against those of the 28T conventional CMOS, 20T transmission gate (TGA), 16T transmission function (TFA), 14T hybrid, 24T hybrid pass logic with static CMOS, and 28T differential pass logic (DPL) full adders simulated with the same process technology. Its power consumption is lower by 32% to 85%, with speed performance comparable to those of other highspeed adders reported in the literature. Occupying an aerial footprint of only 107μm2 (8.00μm × 13.41 μm), the proposed full adder is also capable to function at lower supply voltages of 0.4V and 0.8V without significant performance degradation.

Original languageEnglish
Pages (from-to)1-12
Number of pages12
JournalIEICE Electronics Express
Volume12
Issue number6
DOIs
Publication statusPublished - 3 Mar 2015

Fingerprint

Carry logic
transistor logic
Adders
ripples
CMOS
Transistors
logic
adding circuits
electric potential
footprints
Electric potential
high speed
degradation
Electric power utilization
output
Antennas
products
Degradation

Keywords

  • Full adder
  • Full-swing output
  • Low-delay
  • Low-power
  • Power delay product (PDP)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Thangasamy, V., Kamsani, N. A., Hamidon, M. N., Hashim, S. J., Yusoff, Z., & Bukhori, M. F. (2015). Low power 18T pass transistor logic ripple carry adder. IEICE Electronics Express, 12(6), 1-12. https://doi.org/10.1587/elex.12.20150176

Low power 18T pass transistor logic ripple carry adder. / Thangasamy, Veeraiyah; Kamsani, Noor Ain; Hamidon, Mohd Nizar; Hashim, Shaiful Jahari; Yusoff, Zubaida; Bukhori, Muhammad Faiz.

In: IEICE Electronics Express, Vol. 12, No. 6, 03.03.2015, p. 1-12.

Research output: Contribution to journalArticle

Thangasamy, V, Kamsani, NA, Hamidon, MN, Hashim, SJ, Yusoff, Z & Bukhori, MF 2015, 'Low power 18T pass transistor logic ripple carry adder', IEICE Electronics Express, vol. 12, no. 6, pp. 1-12. https://doi.org/10.1587/elex.12.20150176
Thangasamy, Veeraiyah ; Kamsani, Noor Ain ; Hamidon, Mohd Nizar ; Hashim, Shaiful Jahari ; Yusoff, Zubaida ; Bukhori, Muhammad Faiz. / Low power 18T pass transistor logic ripple carry adder. In: IEICE Electronics Express. 2015 ; Vol. 12, No. 6. pp. 1-12.
@article{32f662c277b74036ac8d515df93aff2e,
title = "Low power 18T pass transistor logic ripple carry adder",
abstract = "In this paper, a high-speed low-power 18T CMOS full adder design featuring full-swing output is proposed. The adder is designed and simulated using pass transistor logic of the 130 nm CMOS technology, at a supply voltage of 1.2V. The obtained Power Delay Product (PDP) of its critical path is 22 × 10−18 J, which is a marked improvement of 61{\%} to 98{\%} compared against those of the 28T conventional CMOS, 20T transmission gate (TGA), 16T transmission function (TFA), 14T hybrid, 24T hybrid pass logic with static CMOS, and 28T differential pass logic (DPL) full adders simulated with the same process technology. Its power consumption is lower by 32{\%} to 85{\%}, with speed performance comparable to those of other highspeed adders reported in the literature. Occupying an aerial footprint of only 107μm2 (8.00μm × 13.41 μm), the proposed full adder is also capable to function at lower supply voltages of 0.4V and 0.8V without significant performance degradation.",
keywords = "Full adder, Full-swing output, Low-delay, Low-power, Power delay product (PDP)",
author = "Veeraiyah Thangasamy and Kamsani, {Noor Ain} and Hamidon, {Mohd Nizar} and Hashim, {Shaiful Jahari} and Zubaida Yusoff and Bukhori, {Muhammad Faiz}",
year = "2015",
month = "3",
day = "3",
doi = "10.1587/elex.12.20150176",
language = "English",
volume = "12",
pages = "1--12",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "6",

}

TY - JOUR

T1 - Low power 18T pass transistor logic ripple carry adder

AU - Thangasamy, Veeraiyah

AU - Kamsani, Noor Ain

AU - Hamidon, Mohd Nizar

AU - Hashim, Shaiful Jahari

AU - Yusoff, Zubaida

AU - Bukhori, Muhammad Faiz

PY - 2015/3/3

Y1 - 2015/3/3

N2 - In this paper, a high-speed low-power 18T CMOS full adder design featuring full-swing output is proposed. The adder is designed and simulated using pass transistor logic of the 130 nm CMOS technology, at a supply voltage of 1.2V. The obtained Power Delay Product (PDP) of its critical path is 22 × 10−18 J, which is a marked improvement of 61% to 98% compared against those of the 28T conventional CMOS, 20T transmission gate (TGA), 16T transmission function (TFA), 14T hybrid, 24T hybrid pass logic with static CMOS, and 28T differential pass logic (DPL) full adders simulated with the same process technology. Its power consumption is lower by 32% to 85%, with speed performance comparable to those of other highspeed adders reported in the literature. Occupying an aerial footprint of only 107μm2 (8.00μm × 13.41 μm), the proposed full adder is also capable to function at lower supply voltages of 0.4V and 0.8V without significant performance degradation.

AB - In this paper, a high-speed low-power 18T CMOS full adder design featuring full-swing output is proposed. The adder is designed and simulated using pass transistor logic of the 130 nm CMOS technology, at a supply voltage of 1.2V. The obtained Power Delay Product (PDP) of its critical path is 22 × 10−18 J, which is a marked improvement of 61% to 98% compared against those of the 28T conventional CMOS, 20T transmission gate (TGA), 16T transmission function (TFA), 14T hybrid, 24T hybrid pass logic with static CMOS, and 28T differential pass logic (DPL) full adders simulated with the same process technology. Its power consumption is lower by 32% to 85%, with speed performance comparable to those of other highspeed adders reported in the literature. Occupying an aerial footprint of only 107μm2 (8.00μm × 13.41 μm), the proposed full adder is also capable to function at lower supply voltages of 0.4V and 0.8V without significant performance degradation.

KW - Full adder

KW - Full-swing output

KW - Low-delay

KW - Low-power

KW - Power delay product (PDP)

UR - http://www.scopus.com/inward/record.url?scp=84925397678&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84925397678&partnerID=8YFLogxK

U2 - 10.1587/elex.12.20150176

DO - 10.1587/elex.12.20150176

M3 - Article

AN - SCOPUS:84925397678

VL - 12

SP - 1

EP - 12

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 6

ER -