Integration of 8051 with DSP in Xilinx FPGA

A. J. Salim, M. Othman, M. A. Mohd Ali

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    This paper describes the integration of an 8-bit 8051 processor core with a general purpose 16-bit fixed-point digital signal processor core using the Xilinx Virtex-II FPGA. The modified IP cores were also integrated with RAM and ROM in one FPGA chip. The chip was programmed to run an application and tested to successfully work at a maximum clock speed of 80MHz. The chip was designed using Verilog and developed in the Xilinx ISE Version 6.3i. Simulation was done in the ModelSim XE II Version 5.8c. The program development and circuit implementation of the chip demonstrated herein that simple ubiquitous tools like Visual Basic, a spreadsheet program, an 8051 assembler, Xilinx ISE and ModelSim can actually realized any moderate size IC design.

    Original languageEnglish
    Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
    Pages562-566
    Number of pages5
    DOIs
    Publication statusPublished - 2006
    Event2006 IEEE International Conference on Semiconductor Electronics, ICSE 2006 - Kuala Lumpur
    Duration: 29 Nov 20061 Dec 2006

    Other

    Other2006 IEEE International Conference on Semiconductor Electronics, ICSE 2006
    CityKuala Lumpur
    Period29/11/061/12/06

    Fingerprint

    Field programmable gate arrays (FPGA)
    Computer hardware description languages
    ROM
    Spreadsheets
    Digital signal processors
    Random access storage
    Clocks
    Networks (circuits)
    Intellectual property core
    Integrated circuit design

    ASJC Scopus subject areas

    • Engineering(all)

    Cite this

    Salim, A. J., Othman, M., & Mohd Ali, M. A. (2006). Integration of 8051 with DSP in Xilinx FPGA. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 562-566). [4266677] https://doi.org/10.1109/SMELEC.2006.380694

    Integration of 8051 with DSP in Xilinx FPGA. / Salim, A. J.; Othman, M.; Mohd Ali, M. A.

    IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2006. p. 562-566 4266677.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Salim, AJ, Othman, M & Mohd Ali, MA 2006, Integration of 8051 with DSP in Xilinx FPGA. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 4266677, pp. 562-566, 2006 IEEE International Conference on Semiconductor Electronics, ICSE 2006, Kuala Lumpur, 29/11/06. https://doi.org/10.1109/SMELEC.2006.380694
    Salim AJ, Othman M, Mohd Ali MA. Integration of 8051 with DSP in Xilinx FPGA. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2006. p. 562-566. 4266677 https://doi.org/10.1109/SMELEC.2006.380694
    Salim, A. J. ; Othman, M. ; Mohd Ali, M. A. / Integration of 8051 with DSP in Xilinx FPGA. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2006. pp. 562-566
    @inproceedings{c864c94d6354495ba50d02776426bddd,
    title = "Integration of 8051 with DSP in Xilinx FPGA",
    abstract = "This paper describes the integration of an 8-bit 8051 processor core with a general purpose 16-bit fixed-point digital signal processor core using the Xilinx Virtex-II FPGA. The modified IP cores were also integrated with RAM and ROM in one FPGA chip. The chip was programmed to run an application and tested to successfully work at a maximum clock speed of 80MHz. The chip was designed using Verilog and developed in the Xilinx ISE Version 6.3i. Simulation was done in the ModelSim XE II Version 5.8c. The program development and circuit implementation of the chip demonstrated herein that simple ubiquitous tools like Visual Basic, a spreadsheet program, an 8051 assembler, Xilinx ISE and ModelSim can actually realized any moderate size IC design.",
    author = "Salim, {A. J.} and M. Othman and {Mohd Ali}, {M. A.}",
    year = "2006",
    doi = "10.1109/SMELEC.2006.380694",
    language = "English",
    isbn = "0780397312",
    pages = "562--566",
    booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",

    }

    TY - GEN

    T1 - Integration of 8051 with DSP in Xilinx FPGA

    AU - Salim, A. J.

    AU - Othman, M.

    AU - Mohd Ali, M. A.

    PY - 2006

    Y1 - 2006

    N2 - This paper describes the integration of an 8-bit 8051 processor core with a general purpose 16-bit fixed-point digital signal processor core using the Xilinx Virtex-II FPGA. The modified IP cores were also integrated with RAM and ROM in one FPGA chip. The chip was programmed to run an application and tested to successfully work at a maximum clock speed of 80MHz. The chip was designed using Verilog and developed in the Xilinx ISE Version 6.3i. Simulation was done in the ModelSim XE II Version 5.8c. The program development and circuit implementation of the chip demonstrated herein that simple ubiquitous tools like Visual Basic, a spreadsheet program, an 8051 assembler, Xilinx ISE and ModelSim can actually realized any moderate size IC design.

    AB - This paper describes the integration of an 8-bit 8051 processor core with a general purpose 16-bit fixed-point digital signal processor core using the Xilinx Virtex-II FPGA. The modified IP cores were also integrated with RAM and ROM in one FPGA chip. The chip was programmed to run an application and tested to successfully work at a maximum clock speed of 80MHz. The chip was designed using Verilog and developed in the Xilinx ISE Version 6.3i. Simulation was done in the ModelSim XE II Version 5.8c. The program development and circuit implementation of the chip demonstrated herein that simple ubiquitous tools like Visual Basic, a spreadsheet program, an 8051 assembler, Xilinx ISE and ModelSim can actually realized any moderate size IC design.

    UR - http://www.scopus.com/inward/record.url?scp=35148840212&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=35148840212&partnerID=8YFLogxK

    U2 - 10.1109/SMELEC.2006.380694

    DO - 10.1109/SMELEC.2006.380694

    M3 - Conference contribution

    AN - SCOPUS:35148840212

    SN - 0780397312

    SN - 9780780397316

    SP - 562

    EP - 566

    BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

    ER -