Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device

F. Salehuddin, I. Ahmad, F. A. Hamid, Azami Zaharim

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters on threshold voltage was determined by using analysis of variance (ANOVA). The virtual fabrication of the PMOS device was performed by using ATHENA module. While the electrical characterization of the device was implemented by using ATLAS module. These two modules were combined with Taguchi method to aid in design and optimizer the process parameters. Besides HALO and S/D implantation, the other two process parameters which used were oxide growth temperature and silicide anneal temperature. These process parameters were varied for 3 levels to perform 9 experiments. Threshold voltage (VTH) results were used as the evaluation variables. Then, the results were subjected to the Taguchi method to determine the optimal process parameters and to produce predicted values. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In this research, halo implantation found to be the major factor affecting the threshold voltage (70%), whereas silicide anneal temperature was the second ranking factor (17%). As conclusions, halo implantation was identified as one of the process parameters that has the strongest effect on the response characteristics. While the S/D Implantation was identified as an adjustment factor to get the threshold voltage closer to the nominal value (-0.150V).

Original languageEnglish
Pages (from-to)55-61
Number of pages7
JournalAustralian Journal of Basic and Applied Sciences
Volume5
Issue number1
Publication statusPublished - Jan 2011

Fingerprint

Threshold voltage
Taguchi methods
Growth temperature
Analysis of variance (ANOVA)
Design of experiments
Simulators
Fabrication
Temperature
Oxides
Experiments

Keywords

  • 45nm PMOS device
  • Component
  • HALO
  • S/D Implantation
  • Taguchi Method
  • Threshold Voltage

ASJC Scopus subject areas

  • General

Cite this

Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device. / Salehuddin, F.; Ahmad, I.; Hamid, F. A.; Zaharim, Azami.

In: Australian Journal of Basic and Applied Sciences, Vol. 5, No. 1, 01.2011, p. 55-61.

Research output: Contribution to journalArticle

@article{528ad66d7c324b7fbdbbcd588d9a316f,
title = "Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device",
abstract = "In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters on threshold voltage was determined by using analysis of variance (ANOVA). The virtual fabrication of the PMOS device was performed by using ATHENA module. While the electrical characterization of the device was implemented by using ATLAS module. These two modules were combined with Taguchi method to aid in design and optimizer the process parameters. Besides HALO and S/D implantation, the other two process parameters which used were oxide growth temperature and silicide anneal temperature. These process parameters were varied for 3 levels to perform 9 experiments. Threshold voltage (VTH) results were used as the evaluation variables. Then, the results were subjected to the Taguchi method to determine the optimal process parameters and to produce predicted values. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In this research, halo implantation found to be the major factor affecting the threshold voltage (70{\%}), whereas silicide anneal temperature was the second ranking factor (17{\%}). As conclusions, halo implantation was identified as one of the process parameters that has the strongest effect on the response characteristics. While the S/D Implantation was identified as an adjustment factor to get the threshold voltage closer to the nominal value (-0.150V).",
keywords = "45nm PMOS device, Component, HALO, S/D Implantation, Taguchi Method, Threshold Voltage",
author = "F. Salehuddin and I. Ahmad and Hamid, {F. A.} and Azami Zaharim",
year = "2011",
month = "1",
language = "English",
volume = "5",
pages = "55--61",
journal = "Australian Journal of Basic and Applied Sciences",
issn = "1991-8178",
publisher = "INSInet Publications",
number = "1",

}

TY - JOUR

T1 - Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device

AU - Salehuddin, F.

AU - Ahmad, I.

AU - Hamid, F. A.

AU - Zaharim, Azami

PY - 2011/1

Y1 - 2011/1

N2 - In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters on threshold voltage was determined by using analysis of variance (ANOVA). The virtual fabrication of the PMOS device was performed by using ATHENA module. While the electrical characterization of the device was implemented by using ATLAS module. These two modules were combined with Taguchi method to aid in design and optimizer the process parameters. Besides HALO and S/D implantation, the other two process parameters which used were oxide growth temperature and silicide anneal temperature. These process parameters were varied for 3 levels to perform 9 experiments. Threshold voltage (VTH) results were used as the evaluation variables. Then, the results were subjected to the Taguchi method to determine the optimal process parameters and to produce predicted values. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In this research, halo implantation found to be the major factor affecting the threshold voltage (70%), whereas silicide anneal temperature was the second ranking factor (17%). As conclusions, halo implantation was identified as one of the process parameters that has the strongest effect on the response characteristics. While the S/D Implantation was identified as an adjustment factor to get the threshold voltage closer to the nominal value (-0.150V).

AB - In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters on threshold voltage was determined by using analysis of variance (ANOVA). The virtual fabrication of the PMOS device was performed by using ATHENA module. While the electrical characterization of the device was implemented by using ATLAS module. These two modules were combined with Taguchi method to aid in design and optimizer the process parameters. Besides HALO and S/D implantation, the other two process parameters which used were oxide growth temperature and silicide anneal temperature. These process parameters were varied for 3 levels to perform 9 experiments. Threshold voltage (VTH) results were used as the evaluation variables. Then, the results were subjected to the Taguchi method to determine the optimal process parameters and to produce predicted values. The predicted values of the process parameters were verified successfully with ATHENA and ATLAS's simulator. In this research, halo implantation found to be the major factor affecting the threshold voltage (70%), whereas silicide anneal temperature was the second ranking factor (17%). As conclusions, halo implantation was identified as one of the process parameters that has the strongest effect on the response characteristics. While the S/D Implantation was identified as an adjustment factor to get the threshold voltage closer to the nominal value (-0.150V).

KW - 45nm PMOS device

KW - Component

KW - HALO

KW - S/D Implantation

KW - Taguchi Method

KW - Threshold Voltage

UR - http://www.scopus.com/inward/record.url?scp=79751523150&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79751523150&partnerID=8YFLogxK

M3 - Article

VL - 5

SP - 55

EP - 61

JO - Australian Journal of Basic and Applied Sciences

JF - Australian Journal of Basic and Applied Sciences

SN - 1991-8178

IS - 1

ER -