Implementation of RLS adaptive filter algorithm using MaxPlusII software tools

[No Value] Lakshmanan, Masuri Othman, Mohamad Alauddin Mohamad

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    This paper proposes the implementation of RLS adaptive filter algorithm into VLSI using VHDL. This ASIC chip is designed and simulated using ALTERA's Max+PlusII 9.6 CAD simulation tools and the workability of the algorithm was tested for noise cancellation and verified using MATLAB. The operating frequency is about 30Mz.

    Original languageEnglish
    Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
    Pages437-440
    Number of pages4
    Publication statusPublished - 2002
    Event2002 5th IEEE International Conference on Semiconductor Electronics, ICSE 2002 - Penang
    Duration: 19 Dec 200221 Dec 2002

    Other

    Other2002 5th IEEE International Conference on Semiconductor Electronics, ICSE 2002
    CityPenang
    Period19/12/0221/12/02

    Fingerprint

    Adaptive filters
    Computer hardware description languages
    Application specific integrated circuits
    MATLAB
    Computer aided design

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Lakshmanan, N. V., Othman, M., & Mohamad, M. A. (2002). Implementation of RLS adaptive filter algorithm using MaxPlusII software tools. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 437-440). [1217860]

    Implementation of RLS adaptive filter algorithm using MaxPlusII software tools. / Lakshmanan, [No Value]; Othman, Masuri; Mohamad, Mohamad Alauddin.

    IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2002. p. 437-440 1217860.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Lakshmanan, NV, Othman, M & Mohamad, MA 2002, Implementation of RLS adaptive filter algorithm using MaxPlusII software tools. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 1217860, pp. 437-440, 2002 5th IEEE International Conference on Semiconductor Electronics, ICSE 2002, Penang, 19/12/02.
    Lakshmanan NV, Othman M, Mohamad MA. Implementation of RLS adaptive filter algorithm using MaxPlusII software tools. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2002. p. 437-440. 1217860
    Lakshmanan, [No Value] ; Othman, Masuri ; Mohamad, Mohamad Alauddin. / Implementation of RLS adaptive filter algorithm using MaxPlusII software tools. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2002. pp. 437-440
    @inproceedings{905af55515c0498e894c83f24e95ae0e,
    title = "Implementation of RLS adaptive filter algorithm using MaxPlusII software tools",
    abstract = "This paper proposes the implementation of RLS adaptive filter algorithm into VLSI using VHDL. This ASIC chip is designed and simulated using ALTERA's Max+PlusII 9.6 CAD simulation tools and the workability of the algorithm was tested for noise cancellation and verified using MATLAB. The operating frequency is about 30Mz.",
    author = "Lakshmanan, {[No Value]} and Masuri Othman and Mohamad, {Mohamad Alauddin}",
    year = "2002",
    language = "English",
    isbn = "0780375785",
    pages = "437--440",
    booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",

    }

    TY - GEN

    T1 - Implementation of RLS adaptive filter algorithm using MaxPlusII software tools

    AU - Lakshmanan, [No Value]

    AU - Othman, Masuri

    AU - Mohamad, Mohamad Alauddin

    PY - 2002

    Y1 - 2002

    N2 - This paper proposes the implementation of RLS adaptive filter algorithm into VLSI using VHDL. This ASIC chip is designed and simulated using ALTERA's Max+PlusII 9.6 CAD simulation tools and the workability of the algorithm was tested for noise cancellation and verified using MATLAB. The operating frequency is about 30Mz.

    AB - This paper proposes the implementation of RLS adaptive filter algorithm into VLSI using VHDL. This ASIC chip is designed and simulated using ALTERA's Max+PlusII 9.6 CAD simulation tools and the workability of the algorithm was tested for noise cancellation and verified using MATLAB. The operating frequency is about 30Mz.

    UR - http://www.scopus.com/inward/record.url?scp=84864703618&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84864703618&partnerID=8YFLogxK

    M3 - Conference contribution

    SN - 0780375785

    SN - 9780780375789

    SP - 437

    EP - 440

    BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

    ER -