Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device

F. Salehuddin, I. Ahmad, F. A. Hamid, Azami Zaharim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we investigate the impact of process parameter like halo structure on threshold voltage (VTH) and leakage current (I Leak) in 45nm NMOS device. The settings of process parameters were determined by using Taguchi experimental design method. Besides halo implant, the other process parameters which used were Source/Drain (S/D) implant and oxide growth temperature. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with Taguchi method to aid in design and optimize the process parameters. In this research, the most effective process parameters with respect to threshold voltage and leakage current are oxide growth temperature (71%) and S/D implant dose (47%) respectively. Whereas the second ranking factor affecting VTH and ILeak are halo implant tilt (15%) and halo implant dose (35%) respectively. As conclusions, S/D implant dose and oxide growth temperature have the strongest effect on the response characteristics. The results show that the VTH for NMOS device equal to 0.150V at tox= 1.1nm. The results show that ILeak after optimizations approaches is 51.8μA/m.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Pages1147-1150
Number of pages4
DOIs
Publication statusPublished - 2010
Event2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur
Duration: 6 Dec 20109 Dec 2010

Other

Other2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
CityKuala Lumpur
Period6/12/109/12/10

Fingerprint

Threshold voltage
Leakage currents
Growth temperature
Simulators
Oxides
Taguchi methods
Design of experiments

Keywords

  • Leakage Current
  • NMOS Device
  • Taguchi Method
  • Threshold Voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Salehuddin, F., Ahmad, I., Hamid, F. A., & Zaharim, A. (2010). Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 1147-1150). [5774934] https://doi.org/10.1109/APCCAS.2010.5774934

Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device. / Salehuddin, F.; Ahmad, I.; Hamid, F. A.; Zaharim, Azami.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 1147-1150 5774934.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Salehuddin, F, Ahmad, I, Hamid, FA & Zaharim, A 2010, Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 5774934, pp. 1147-1150, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, 6/12/10. https://doi.org/10.1109/APCCAS.2010.5774934
Salehuddin F, Ahmad I, Hamid FA, Zaharim A. Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 1147-1150. 5774934 https://doi.org/10.1109/APCCAS.2010.5774934
Salehuddin, F. ; Ahmad, I. ; Hamid, F. A. ; Zaharim, Azami. / Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. pp. 1147-1150
@inproceedings{e05913d83e664d43ae564fb4331961af,
title = "Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device",
abstract = "In this paper, we investigate the impact of process parameter like halo structure on threshold voltage (VTH) and leakage current (I Leak) in 45nm NMOS device. The settings of process parameters were determined by using Taguchi experimental design method. Besides halo implant, the other process parameters which used were Source/Drain (S/D) implant and oxide growth temperature. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with Taguchi method to aid in design and optimize the process parameters. In this research, the most effective process parameters with respect to threshold voltage and leakage current are oxide growth temperature (71{\%}) and S/D implant dose (47{\%}) respectively. Whereas the second ranking factor affecting VTH and ILeak are halo implant tilt (15{\%}) and halo implant dose (35{\%}) respectively. As conclusions, S/D implant dose and oxide growth temperature have the strongest effect on the response characteristics. The results show that the VTH for NMOS device equal to 0.150V at tox= 1.1nm. The results show that ILeak after optimizations approaches is 51.8μA/m.",
keywords = "Leakage Current, NMOS Device, Taguchi Method, Threshold Voltage",
author = "F. Salehuddin and I. Ahmad and Hamid, {F. A.} and Azami Zaharim",
year = "2010",
doi = "10.1109/APCCAS.2010.5774934",
language = "English",
isbn = "9781424474561",
pages = "1147--1150",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

}

TY - GEN

T1 - Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device

AU - Salehuddin, F.

AU - Ahmad, I.

AU - Hamid, F. A.

AU - Zaharim, Azami

PY - 2010

Y1 - 2010

N2 - In this paper, we investigate the impact of process parameter like halo structure on threshold voltage (VTH) and leakage current (I Leak) in 45nm NMOS device. The settings of process parameters were determined by using Taguchi experimental design method. Besides halo implant, the other process parameters which used were Source/Drain (S/D) implant and oxide growth temperature. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with Taguchi method to aid in design and optimize the process parameters. In this research, the most effective process parameters with respect to threshold voltage and leakage current are oxide growth temperature (71%) and S/D implant dose (47%) respectively. Whereas the second ranking factor affecting VTH and ILeak are halo implant tilt (15%) and halo implant dose (35%) respectively. As conclusions, S/D implant dose and oxide growth temperature have the strongest effect on the response characteristics. The results show that the VTH for NMOS device equal to 0.150V at tox= 1.1nm. The results show that ILeak after optimizations approaches is 51.8μA/m.

AB - In this paper, we investigate the impact of process parameter like halo structure on threshold voltage (VTH) and leakage current (I Leak) in 45nm NMOS device. The settings of process parameters were determined by using Taguchi experimental design method. Besides halo implant, the other process parameters which used were Source/Drain (S/D) implant and oxide growth temperature. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with Taguchi method to aid in design and optimize the process parameters. In this research, the most effective process parameters with respect to threshold voltage and leakage current are oxide growth temperature (71%) and S/D implant dose (47%) respectively. Whereas the second ranking factor affecting VTH and ILeak are halo implant tilt (15%) and halo implant dose (35%) respectively. As conclusions, S/D implant dose and oxide growth temperature have the strongest effect on the response characteristics. The results show that the VTH for NMOS device equal to 0.150V at tox= 1.1nm. The results show that ILeak after optimizations approaches is 51.8μA/m.

KW - Leakage Current

KW - NMOS Device

KW - Taguchi Method

KW - Threshold Voltage

UR - http://www.scopus.com/inward/record.url?scp=79959277569&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959277569&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2010.5774934

DO - 10.1109/APCCAS.2010.5774934

M3 - Conference contribution

SN - 9781424474561

SP - 1147

EP - 1150

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

ER -