IF-THEN adder application in online DALUT implementation

Mohamed Al Mahdi Eshtawie, Masuri Othman

    Research output: Contribution to journalArticle

    Abstract

    This paper presents the application of a proposed if-then rule based adder in implementing distributed arithmetic online lookup table (DALUT). The online DALUT development and implementation is a continuation of our previous work where we proposed this idea and use it in designing finite impulse (FIR) filter. In our LUT architecture we have been able to overcome the major disadvantage of the basic DA architecture reported as the exponential growth of the LUT size with the number of input variables. The if-then adder was proposed in another work where it shows an efficient performance when compared with the well known ripple carry adder (RCA) and the carry lookahead adder (CLA). The online DALUT with the if-then adder was applied in designing 70-tap finite impulse response pulse shaping filter and some other different order FIR filters. The design was coded with Verilog hardware description language (verilog HDL) and synthesized using the Xilinx technology after being simulated with ModelSim 7.5g. The synthesis report shows that the design preference when using the if-then adder more efficient than in the case of the RCA and CLA adder. The maximum frequency reached with the design using the if-then adder was 85.095MHz, whereas, when using CLA and RCA adders it 77.936MHz and 77.042MHz respectively. Finally the design has been successfully downloaded to Virtex-II FPGA fg456 and tested with the TLA5201 logic analyzer.

    Original languageEnglish
    Pages (from-to)673-678
    Number of pages6
    JournalAmerican Journal of Applied Sciences
    Volume4
    Issue number9
    Publication statusPublished - 2007

    Fingerprint

    Table lookup
    Adders
    Computer hardware description languages
    FIR filters
    Pulse shaping
    Impulse response
    Field programmable gate arrays (FPGA)

    Keywords

    • Distributed arithmetic
    • FIR filter
    • If-then adder
    • Online LUT
    • Xilinx technology

    ASJC Scopus subject areas

    • General

    Cite this

    IF-THEN adder application in online DALUT implementation. / Eshtawie, Mohamed Al Mahdi; Othman, Masuri.

    In: American Journal of Applied Sciences, Vol. 4, No. 9, 2007, p. 673-678.

    Research output: Contribution to journalArticle

    Eshtawie, MAM & Othman, M 2007, 'IF-THEN adder application in online DALUT implementation', American Journal of Applied Sciences, vol. 4, no. 9, pp. 673-678.
    Eshtawie, Mohamed Al Mahdi ; Othman, Masuri. / IF-THEN adder application in online DALUT implementation. In: American Journal of Applied Sciences. 2007 ; Vol. 4, No. 9. pp. 673-678.
    @article{91ef957404d040a6930ee19e21d67c09,
    title = "IF-THEN adder application in online DALUT implementation",
    abstract = "This paper presents the application of a proposed if-then rule based adder in implementing distributed arithmetic online lookup table (DALUT). The online DALUT development and implementation is a continuation of our previous work where we proposed this idea and use it in designing finite impulse (FIR) filter. In our LUT architecture we have been able to overcome the major disadvantage of the basic DA architecture reported as the exponential growth of the LUT size with the number of input variables. The if-then adder was proposed in another work where it shows an efficient performance when compared with the well known ripple carry adder (RCA) and the carry lookahead adder (CLA). The online DALUT with the if-then adder was applied in designing 70-tap finite impulse response pulse shaping filter and some other different order FIR filters. The design was coded with Verilog hardware description language (verilog HDL) and synthesized using the Xilinx technology after being simulated with ModelSim 7.5g. The synthesis report shows that the design preference when using the if-then adder more efficient than in the case of the RCA and CLA adder. The maximum frequency reached with the design using the if-then adder was 85.095MHz, whereas, when using CLA and RCA adders it 77.936MHz and 77.042MHz respectively. Finally the design has been successfully downloaded to Virtex-II FPGA fg456 and tested with the TLA5201 logic analyzer.",
    keywords = "Distributed arithmetic, FIR filter, If-then adder, Online LUT, Xilinx technology",
    author = "Eshtawie, {Mohamed Al Mahdi} and Masuri Othman",
    year = "2007",
    language = "English",
    volume = "4",
    pages = "673--678",
    journal = "American Journal of Applied Sciences",
    issn = "1546-9239",
    publisher = "Science Publications",
    number = "9",

    }

    TY - JOUR

    T1 - IF-THEN adder application in online DALUT implementation

    AU - Eshtawie, Mohamed Al Mahdi

    AU - Othman, Masuri

    PY - 2007

    Y1 - 2007

    N2 - This paper presents the application of a proposed if-then rule based adder in implementing distributed arithmetic online lookup table (DALUT). The online DALUT development and implementation is a continuation of our previous work where we proposed this idea and use it in designing finite impulse (FIR) filter. In our LUT architecture we have been able to overcome the major disadvantage of the basic DA architecture reported as the exponential growth of the LUT size with the number of input variables. The if-then adder was proposed in another work where it shows an efficient performance when compared with the well known ripple carry adder (RCA) and the carry lookahead adder (CLA). The online DALUT with the if-then adder was applied in designing 70-tap finite impulse response pulse shaping filter and some other different order FIR filters. The design was coded with Verilog hardware description language (verilog HDL) and synthesized using the Xilinx technology after being simulated with ModelSim 7.5g. The synthesis report shows that the design preference when using the if-then adder more efficient than in the case of the RCA and CLA adder. The maximum frequency reached with the design using the if-then adder was 85.095MHz, whereas, when using CLA and RCA adders it 77.936MHz and 77.042MHz respectively. Finally the design has been successfully downloaded to Virtex-II FPGA fg456 and tested with the TLA5201 logic analyzer.

    AB - This paper presents the application of a proposed if-then rule based adder in implementing distributed arithmetic online lookup table (DALUT). The online DALUT development and implementation is a continuation of our previous work where we proposed this idea and use it in designing finite impulse (FIR) filter. In our LUT architecture we have been able to overcome the major disadvantage of the basic DA architecture reported as the exponential growth of the LUT size with the number of input variables. The if-then adder was proposed in another work where it shows an efficient performance when compared with the well known ripple carry adder (RCA) and the carry lookahead adder (CLA). The online DALUT with the if-then adder was applied in designing 70-tap finite impulse response pulse shaping filter and some other different order FIR filters. The design was coded with Verilog hardware description language (verilog HDL) and synthesized using the Xilinx technology after being simulated with ModelSim 7.5g. The synthesis report shows that the design preference when using the if-then adder more efficient than in the case of the RCA and CLA adder. The maximum frequency reached with the design using the if-then adder was 85.095MHz, whereas, when using CLA and RCA adders it 77.936MHz and 77.042MHz respectively. Finally the design has been successfully downloaded to Virtex-II FPGA fg456 and tested with the TLA5201 logic analyzer.

    KW - Distributed arithmetic

    KW - FIR filter

    KW - If-then adder

    KW - Online LUT

    KW - Xilinx technology

    UR - http://www.scopus.com/inward/record.url?scp=34250730771&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=34250730771&partnerID=8YFLogxK

    M3 - Article

    VL - 4

    SP - 673

    EP - 678

    JO - American Journal of Applied Sciences

    JF - American Journal of Applied Sciences

    SN - 1546-9239

    IS - 9

    ER -