High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder

Salah Hasan Ibrahim, Sawal Hamid Md Ali, Md. Shabiul Islam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a high speed direct digital frequency synthesizer (DDFS) using pipelining phase accumulator (PA) with a modified parallel prefix adder based on Brent-Kung (BK) adder. The proposed 32-bit phase accumulator design consists of four pipeline stages, with 8-bit Registers and modifying 8-bit Brent-Kung adder in each stage with carries ripple between the stages. The proposed architecture with modifying 8-bit Brent-Kung adder has been implemented on Cyclone III FPGA kit. A comparison with conventional phase accumulator that using ripple carry adder (RCA) has been made and the results shown that the proposed architecture performs 24.9% faster than the conventional phase accumulator.

Original languageEnglish
Title of host publication2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings
Pages547-550
Number of pages4
DOIs
Publication statusPublished - 2012
Event2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Kuala Lumpur
Duration: 19 Sep 201221 Sep 2012

Other

Other2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012
CityKuala Lumpur
Period19/9/1221/9/12

Fingerprint

Frequency synthesizers
Adders
Field programmable gate arrays (FPGA)
Pipelines

Keywords

  • Brent-Kung adder (BK)
  • direct digital frequency synthesizer (DDFS)
  • phase accumulator (PA)
  • ripple carry adder (RCA)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ibrahim, S. H., Md Ali, S. H., & Islam, M. S. (2012). High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings (pp. 547-550). [6417205] https://doi.org/10.1109/SMElec.2012.6417205

High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder. / Ibrahim, Salah Hasan; Md Ali, Sawal Hamid; Islam, Md. Shabiul.

2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 547-550 6417205.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ibrahim, SH, Md Ali, SH & Islam, MS 2012, High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder. in 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings., 6417205, pp. 547-550, 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012, Kuala Lumpur, 19/9/12. https://doi.org/10.1109/SMElec.2012.6417205
Ibrahim SH, Md Ali SH, Islam MS. High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder. In 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. p. 547-550. 6417205 https://doi.org/10.1109/SMElec.2012.6417205
Ibrahim, Salah Hasan ; Md Ali, Sawal Hamid ; Islam, Md. Shabiul. / High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder. 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings. 2012. pp. 547-550
@inproceedings{7985f1af22334f53a1d538a231f405b4,
title = "High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder",
abstract = "This paper presents a high speed direct digital frequency synthesizer (DDFS) using pipelining phase accumulator (PA) with a modified parallel prefix adder based on Brent-Kung (BK) adder. The proposed 32-bit phase accumulator design consists of four pipeline stages, with 8-bit Registers and modifying 8-bit Brent-Kung adder in each stage with carries ripple between the stages. The proposed architecture with modifying 8-bit Brent-Kung adder has been implemented on Cyclone III FPGA kit. A comparison with conventional phase accumulator that using ripple carry adder (RCA) has been made and the results shown that the proposed architecture performs 24.9{\%} faster than the conventional phase accumulator.",
keywords = "Brent-Kung adder (BK), direct digital frequency synthesizer (DDFS), phase accumulator (PA), ripple carry adder (RCA)",
author = "Ibrahim, {Salah Hasan} and {Md Ali}, {Sawal Hamid} and Islam, {Md. Shabiul}",
year = "2012",
doi = "10.1109/SMElec.2012.6417205",
language = "English",
isbn = "9781467323963",
pages = "547--550",
booktitle = "2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings",

}

TY - GEN

T1 - High speed direct digital frequency synthesizer with pipelining phase accumulator based on Brent-Kung adder

AU - Ibrahim, Salah Hasan

AU - Md Ali, Sawal Hamid

AU - Islam, Md. Shabiul

PY - 2012

Y1 - 2012

N2 - This paper presents a high speed direct digital frequency synthesizer (DDFS) using pipelining phase accumulator (PA) with a modified parallel prefix adder based on Brent-Kung (BK) adder. The proposed 32-bit phase accumulator design consists of four pipeline stages, with 8-bit Registers and modifying 8-bit Brent-Kung adder in each stage with carries ripple between the stages. The proposed architecture with modifying 8-bit Brent-Kung adder has been implemented on Cyclone III FPGA kit. A comparison with conventional phase accumulator that using ripple carry adder (RCA) has been made and the results shown that the proposed architecture performs 24.9% faster than the conventional phase accumulator.

AB - This paper presents a high speed direct digital frequency synthesizer (DDFS) using pipelining phase accumulator (PA) with a modified parallel prefix adder based on Brent-Kung (BK) adder. The proposed 32-bit phase accumulator design consists of four pipeline stages, with 8-bit Registers and modifying 8-bit Brent-Kung adder in each stage with carries ripple between the stages. The proposed architecture with modifying 8-bit Brent-Kung adder has been implemented on Cyclone III FPGA kit. A comparison with conventional phase accumulator that using ripple carry adder (RCA) has been made and the results shown that the proposed architecture performs 24.9% faster than the conventional phase accumulator.

KW - Brent-Kung adder (BK)

KW - direct digital frequency synthesizer (DDFS)

KW - phase accumulator (PA)

KW - ripple carry adder (RCA)

UR - http://www.scopus.com/inward/record.url?scp=84874136964&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874136964&partnerID=8YFLogxK

U2 - 10.1109/SMElec.2012.6417205

DO - 10.1109/SMElec.2012.6417205

M3 - Conference contribution

AN - SCOPUS:84874136964

SN - 9781467323963

SP - 547

EP - 550

BT - 2012 10th IEEE International Conference on Semiconductor Electronics, ICSE 2012 - Proceedings

ER -