High speed Direct Digital Frequency Synthesizer using a new Phase accumulator

Salah Hasan Ibrahim, Sawal Hamid Md Ali, Md. Shabiul Islam

Research output: Contribution to journalArticle

Abstract

This paper presents a high-speed Direct Digital Frequency Synthesizer (DDFS), using a new technique for designing a Phase Accumulator (PA) by merging the Carry-Lock-Ahead Adder (CLA) in each pipeline stage consisting of D-flip flops (DFF) and the Ripple-Carry-Adder (RCA) between these stages. The proposed PA exploits the advantage of the CLA to get the carry out of many input bits at the end of the final stage, directly with minimum gate delay. Thus it can reduce the time gate delay 4- times less than the conventional PA. The development of 24-bit design block PA was done using MATLAB simulink environment. ALTERA (QUARTUS II) is used to model the PA in DDFS using VHDL language (After successfully simulation by the proven software, the developed system can be implemented using FPGA board for its functionality verification. The developed design block of PA can be fabricated using the advantage of 0.18μm CMOS technology). The newly developed 24-bit PA of the DDFS is expected to have significant improvement such as high speed, high frequency resolution and smaller die area.

Original languageEnglish
Pages (from-to)393-397
Number of pages5
JournalAustralian Journal of Basic and Applied Sciences
Volume5
Issue number11
Publication statusPublished - Nov 2011

Fingerprint

Frequency synthesizers
Adders
Computer hardware description languages
Flip flop circuits
Merging
MATLAB
Field programmable gate arrays (FPGA)
Pipelines

Keywords

  • Carry-lock- ahead adder
  • Direct digital frequency synthesizer
  • Phase accumulator
  • Ripple carry adder

ASJC Scopus subject areas

  • General

Cite this

High speed Direct Digital Frequency Synthesizer using a new Phase accumulator. / Ibrahim, Salah Hasan; Md Ali, Sawal Hamid; Islam, Md. Shabiul.

In: Australian Journal of Basic and Applied Sciences, Vol. 5, No. 11, 11.2011, p. 393-397.

Research output: Contribution to journalArticle

@article{7b3f19ddc74246b98d4dd082b8d5278f,
title = "High speed Direct Digital Frequency Synthesizer using a new Phase accumulator",
abstract = "This paper presents a high-speed Direct Digital Frequency Synthesizer (DDFS), using a new technique for designing a Phase Accumulator (PA) by merging the Carry-Lock-Ahead Adder (CLA) in each pipeline stage consisting of D-flip flops (DFF) and the Ripple-Carry-Adder (RCA) between these stages. The proposed PA exploits the advantage of the CLA to get the carry out of many input bits at the end of the final stage, directly with minimum gate delay. Thus it can reduce the time gate delay 4- times less than the conventional PA. The development of 24-bit design block PA was done using MATLAB simulink environment. ALTERA (QUARTUS II) is used to model the PA in DDFS using VHDL language (After successfully simulation by the proven software, the developed system can be implemented using FPGA board for its functionality verification. The developed design block of PA can be fabricated using the advantage of 0.18μm CMOS technology). The newly developed 24-bit PA of the DDFS is expected to have significant improvement such as high speed, high frequency resolution and smaller die area.",
keywords = "Carry-lock- ahead adder, Direct digital frequency synthesizer, Phase accumulator, Ripple carry adder",
author = "Ibrahim, {Salah Hasan} and {Md Ali}, {Sawal Hamid} and Islam, {Md. Shabiul}",
year = "2011",
month = "11",
language = "English",
volume = "5",
pages = "393--397",
journal = "Australian Journal of Basic and Applied Sciences",
issn = "1991-8178",
publisher = "INSInet Publications",
number = "11",

}

TY - JOUR

T1 - High speed Direct Digital Frequency Synthesizer using a new Phase accumulator

AU - Ibrahim, Salah Hasan

AU - Md Ali, Sawal Hamid

AU - Islam, Md. Shabiul

PY - 2011/11

Y1 - 2011/11

N2 - This paper presents a high-speed Direct Digital Frequency Synthesizer (DDFS), using a new technique for designing a Phase Accumulator (PA) by merging the Carry-Lock-Ahead Adder (CLA) in each pipeline stage consisting of D-flip flops (DFF) and the Ripple-Carry-Adder (RCA) between these stages. The proposed PA exploits the advantage of the CLA to get the carry out of many input bits at the end of the final stage, directly with minimum gate delay. Thus it can reduce the time gate delay 4- times less than the conventional PA. The development of 24-bit design block PA was done using MATLAB simulink environment. ALTERA (QUARTUS II) is used to model the PA in DDFS using VHDL language (After successfully simulation by the proven software, the developed system can be implemented using FPGA board for its functionality verification. The developed design block of PA can be fabricated using the advantage of 0.18μm CMOS technology). The newly developed 24-bit PA of the DDFS is expected to have significant improvement such as high speed, high frequency resolution and smaller die area.

AB - This paper presents a high-speed Direct Digital Frequency Synthesizer (DDFS), using a new technique for designing a Phase Accumulator (PA) by merging the Carry-Lock-Ahead Adder (CLA) in each pipeline stage consisting of D-flip flops (DFF) and the Ripple-Carry-Adder (RCA) between these stages. The proposed PA exploits the advantage of the CLA to get the carry out of many input bits at the end of the final stage, directly with minimum gate delay. Thus it can reduce the time gate delay 4- times less than the conventional PA. The development of 24-bit design block PA was done using MATLAB simulink environment. ALTERA (QUARTUS II) is used to model the PA in DDFS using VHDL language (After successfully simulation by the proven software, the developed system can be implemented using FPGA board for its functionality verification. The developed design block of PA can be fabricated using the advantage of 0.18μm CMOS technology). The newly developed 24-bit PA of the DDFS is expected to have significant improvement such as high speed, high frequency resolution and smaller die area.

KW - Carry-lock- ahead adder

KW - Direct digital frequency synthesizer

KW - Phase accumulator

KW - Ripple carry adder

UR - http://www.scopus.com/inward/record.url?scp=84155185351&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84155185351&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:84155185351

VL - 5

SP - 393

EP - 397

JO - Australian Journal of Basic and Applied Sciences

JF - Australian Journal of Basic and Applied Sciences

SN - 1991-8178

IS - 11

ER -