High speed comparator for flash ADC and UWB application in 130 nm CMOS technology

M. J. Taghizadeh.Marvast, M. A. Mohd Ali

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    High speed comparator for high-speed flash analogto- digital converter (ADC) and ultra wideband applications that can work at a sampling rate of 7 GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The analyses and simulation results were obtained by using 130 nm CMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 371 !". The predicted performance is verified by analyses and simulations using HSPICE tool.

    Original languageEnglish
    Title of host publicationICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings
    Pages402-405
    Number of pages4
    DOIs
    Publication statusPublished - 2009
    Event2009 IEEE International Conference on Signal and Image Processing Applications, ICSIPA09 - Kuala Lumpur
    Duration: 18 Nov 200919 Nov 2009

    Other

    Other2009 IEEE International Conference on Signal and Image Processing Applications, ICSIPA09
    CityKuala Lumpur
    Period18/11/0919/11/09

    Fingerprint

    Ultra-wideband (UWB)
    Sampling
    Feedback
    Electric potential

    Keywords

    • Analog-to-digital converter
    • Comparator
    • Flash
    • High speed
    • Preamplifier

    ASJC Scopus subject areas

    • Computer Vision and Pattern Recognition
    • Signal Processing

    Cite this

    Taghizadeh.Marvast, M. J., & Mohd Ali, M. A. (2009). High speed comparator for flash ADC and UWB application in 130 nm CMOS technology. In ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings (pp. 402-405). [5478686] https://doi.org/10.1109/ICSIPA.2009.5478686

    High speed comparator for flash ADC and UWB application in 130 nm CMOS technology. / Taghizadeh.Marvast, M. J.; Mohd Ali, M. A.

    ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings. 2009. p. 402-405 5478686.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Taghizadeh.Marvast, MJ & Mohd Ali, MA 2009, High speed comparator for flash ADC and UWB application in 130 nm CMOS technology. in ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings., 5478686, pp. 402-405, 2009 IEEE International Conference on Signal and Image Processing Applications, ICSIPA09, Kuala Lumpur, 18/11/09. https://doi.org/10.1109/ICSIPA.2009.5478686
    Taghizadeh.Marvast MJ, Mohd Ali MA. High speed comparator for flash ADC and UWB application in 130 nm CMOS technology. In ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings. 2009. p. 402-405. 5478686 https://doi.org/10.1109/ICSIPA.2009.5478686
    Taghizadeh.Marvast, M. J. ; Mohd Ali, M. A. / High speed comparator for flash ADC and UWB application in 130 nm CMOS technology. ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings. 2009. pp. 402-405
    @inproceedings{60fac81a0e34475ea1cf94701878bf5c,
    title = "High speed comparator for flash ADC and UWB application in 130 nm CMOS technology",
    abstract = "High speed comparator for high-speed flash analogto- digital converter (ADC) and ultra wideband applications that can work at a sampling rate of 7 GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The analyses and simulation results were obtained by using 130 nm CMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 371 !{"}. The predicted performance is verified by analyses and simulations using HSPICE tool.",
    keywords = "Analog-to-digital converter, Comparator, Flash, High speed, Preamplifier",
    author = "Taghizadeh.Marvast, {M. J.} and {Mohd Ali}, {M. A.}",
    year = "2009",
    doi = "10.1109/ICSIPA.2009.5478686",
    language = "English",
    isbn = "9781424455614",
    pages = "402--405",
    booktitle = "ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings",

    }

    TY - GEN

    T1 - High speed comparator for flash ADC and UWB application in 130 nm CMOS technology

    AU - Taghizadeh.Marvast, M. J.

    AU - Mohd Ali, M. A.

    PY - 2009

    Y1 - 2009

    N2 - High speed comparator for high-speed flash analogto- digital converter (ADC) and ultra wideband applications that can work at a sampling rate of 7 GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The analyses and simulation results were obtained by using 130 nm CMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 371 !". The predicted performance is verified by analyses and simulations using HSPICE tool.

    AB - High speed comparator for high-speed flash analogto- digital converter (ADC) and ultra wideband applications that can work at a sampling rate of 7 GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The analyses and simulation results were obtained by using 130 nm CMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 371 !". The predicted performance is verified by analyses and simulations using HSPICE tool.

    KW - Analog-to-digital converter

    KW - Comparator

    KW - Flash

    KW - High speed

    KW - Preamplifier

    UR - http://www.scopus.com/inward/record.url?scp=77954528685&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77954528685&partnerID=8YFLogxK

    U2 - 10.1109/ICSIPA.2009.5478686

    DO - 10.1109/ICSIPA.2009.5478686

    M3 - Conference contribution

    AN - SCOPUS:77954528685

    SN - 9781424455614

    SP - 402

    EP - 405

    BT - ICSIPA09 - 2009 IEEE International Conference on Signal and Image Processing Applications, Conference Proceedings

    ER -