Hardware prototyping of an efficient encryption engine

Muhammad I. Ibrahimy, Md. Mamun Ibne Reaz, Khandaker Asaduzzaman, Sazzad Hussain

Research output: Contribution to journalArticle

Abstract

An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can easily be fit into the systems that require different levels of security. A simple nested loop addition and subtraction have been used in order to implement the RSA operation. This has made the processing time faster and used comparatively smaller amount of space in the FPGA. The hardware design is targeted on Altera STRATIX II device and determined that the flexible key RSA encryption engine can be best suited in the device named EP2S30F484C3. The RSA encryption implementation has made use of 13,779 units of logic elements and achieved a clock frequency of 17.77MHz. It has been verified that this RSA encryption engine can perform 32-bit, 256-bit and 1024-bit encryption operation in less than 41.585us, 531.515us and 790.61us respectively.

Original languageEnglish
Pages (from-to)652-658
Number of pages7
JournalWorld Academy of Science, Engineering and Technology
Volume39
Publication statusPublished - Mar 2009
Externally publishedYes

Fingerprint

Computer hardware
Cryptography
Engines
Field programmable gate arrays (FPGA)
Computer hardware description languages
Clocks
Communication systems
Hardware
Processing

Keywords

  • Communication
  • FPGA
  • RSA
  • Security
  • VHDL

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Hardware prototyping of an efficient encryption engine. / Ibrahimy, Muhammad I.; Ibne Reaz, Md. Mamun; Asaduzzaman, Khandaker; Hussain, Sazzad.

In: World Academy of Science, Engineering and Technology, Vol. 39, 03.2009, p. 652-658.

Research output: Contribution to journalArticle

Ibrahimy, Muhammad I. ; Ibne Reaz, Md. Mamun ; Asaduzzaman, Khandaker ; Hussain, Sazzad. / Hardware prototyping of an efficient encryption engine. In: World Academy of Science, Engineering and Technology. 2009 ; Vol. 39. pp. 652-658.
@article{b257e2bd4040437d927e1eb42b35d817,
title = "Hardware prototyping of an efficient encryption engine",
abstract = "An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can easily be fit into the systems that require different levels of security. A simple nested loop addition and subtraction have been used in order to implement the RSA operation. This has made the processing time faster and used comparatively smaller amount of space in the FPGA. The hardware design is targeted on Altera STRATIX II device and determined that the flexible key RSA encryption engine can be best suited in the device named EP2S30F484C3. The RSA encryption implementation has made use of 13,779 units of logic elements and achieved a clock frequency of 17.77MHz. It has been verified that this RSA encryption engine can perform 32-bit, 256-bit and 1024-bit encryption operation in less than 41.585us, 531.515us and 790.61us respectively.",
keywords = "Communication, FPGA, RSA, Security, VHDL",
author = "Ibrahimy, {Muhammad I.} and {Ibne Reaz}, {Md. Mamun} and Khandaker Asaduzzaman and Sazzad Hussain",
year = "2009",
month = "3",
language = "English",
volume = "39",
pages = "652--658",
journal = "World Academy of Science, Engineering and Technology",
issn = "2010-376X",
publisher = "World Academy of Science Engineering and Technology",

}

TY - JOUR

T1 - Hardware prototyping of an efficient encryption engine

AU - Ibrahimy, Muhammad I.

AU - Ibne Reaz, Md. Mamun

AU - Asaduzzaman, Khandaker

AU - Hussain, Sazzad

PY - 2009/3

Y1 - 2009/3

N2 - An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can easily be fit into the systems that require different levels of security. A simple nested loop addition and subtraction have been used in order to implement the RSA operation. This has made the processing time faster and used comparatively smaller amount of space in the FPGA. The hardware design is targeted on Altera STRATIX II device and determined that the flexible key RSA encryption engine can be best suited in the device named EP2S30F484C3. The RSA encryption implementation has made use of 13,779 units of logic elements and achieved a clock frequency of 17.77MHz. It has been verified that this RSA encryption engine can perform 32-bit, 256-bit and 1024-bit encryption operation in less than 41.585us, 531.515us and 790.61us respectively.

AB - An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can easily be fit into the systems that require different levels of security. A simple nested loop addition and subtraction have been used in order to implement the RSA operation. This has made the processing time faster and used comparatively smaller amount of space in the FPGA. The hardware design is targeted on Altera STRATIX II device and determined that the flexible key RSA encryption engine can be best suited in the device named EP2S30F484C3. The RSA encryption implementation has made use of 13,779 units of logic elements and achieved a clock frequency of 17.77MHz. It has been verified that this RSA encryption engine can perform 32-bit, 256-bit and 1024-bit encryption operation in less than 41.585us, 531.515us and 790.61us respectively.

KW - Communication

KW - FPGA

KW - RSA

KW - Security

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=84871681791&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84871681791&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:84871681791

VL - 39

SP - 652

EP - 658

JO - World Academy of Science, Engineering and Technology

JF - World Academy of Science, Engineering and Technology

SN - 2010-376X

ER -