Hardware implementation of a MIMO decoder using matrix factorization based channel estimation

Mohammad Tariqul Islam, Mostafa Wasiuddin Numan, Norbahiah Misran, Mohd Alauddin Mohd Ali, Mandeep Singh Jit Singh

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper presents an efficient hardware realization of multiple-input multiple-output (MIMO) wireless communication decoder that utilizes the available resources by adopting the technique of parallelism. The hardware is designed and implemented on Xilinx Virtex™-4 XC4VLX60 field programmable gate arrays (FPGA) device in a modular approach which simplifies and eases hardware update, and facilitates testing of the various modules independently. The decoder involves a proficient channel estimation module that employs matrix factorization on least squares (LS) estimation to reduce a full rank matrix into a simpler form in order to eliminate matrix inversion. This results in performance improvement and complexity reduction of the MIMO system. Performance evaluation of the proposed method is validated through MATLAB simulations which indicate 2 dB improvement in terms of SNR compared to LS estimation. Moreover complexity comparison is performed in terms of mathematical operations, which shows that the proposed approach appreciably outperforms LS estimation at a lower complexity and represents a good solution for channel estimation technique.

Original languageEnglish
Pages (from-to)79-85
Number of pages7
JournalFrequenz
Volume65
Issue number3-4
DOIs
Publication statusPublished - 2011

Fingerprint

Channel estimation
Factorization
Hardware
MATLAB
Field programmable gate arrays (FPGA)
Communication
Testing

Keywords

  • Channel estimation
  • FPGA
  • Hardware implementation
  • Matrix factorization
  • MIMO

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hardware implementation of a MIMO decoder using matrix factorization based channel estimation. / Islam, Mohammad Tariqul; Numan, Mostafa Wasiuddin; Misran, Norbahiah; Mohd Ali, Mohd Alauddin; Jit Singh, Mandeep Singh.

In: Frequenz, Vol. 65, No. 3-4, 2011, p. 79-85.

Research output: Contribution to journalArticle

@article{159f1f1d88af40e29ade56b620b77f3d,
title = "Hardware implementation of a MIMO decoder using matrix factorization based channel estimation",
abstract = "This paper presents an efficient hardware realization of multiple-input multiple-output (MIMO) wireless communication decoder that utilizes the available resources by adopting the technique of parallelism. The hardware is designed and implemented on Xilinx Virtex™-4 XC4VLX60 field programmable gate arrays (FPGA) device in a modular approach which simplifies and eases hardware update, and facilitates testing of the various modules independently. The decoder involves a proficient channel estimation module that employs matrix factorization on least squares (LS) estimation to reduce a full rank matrix into a simpler form in order to eliminate matrix inversion. This results in performance improvement and complexity reduction of the MIMO system. Performance evaluation of the proposed method is validated through MATLAB simulations which indicate 2 dB improvement in terms of SNR compared to LS estimation. Moreover complexity comparison is performed in terms of mathematical operations, which shows that the proposed approach appreciably outperforms LS estimation at a lower complexity and represents a good solution for channel estimation technique.",
keywords = "Channel estimation, FPGA, Hardware implementation, Matrix factorization, MIMO",
author = "Islam, {Mohammad Tariqul} and Numan, {Mostafa Wasiuddin} and Norbahiah Misran and {Mohd Ali}, {Mohd Alauddin} and {Jit Singh}, {Mandeep Singh}",
year = "2011",
doi = "10.1515/FREQ.2011.012",
language = "English",
volume = "65",
pages = "79--85",
journal = "Frequenz",
issn = "0016-1136",
publisher = "Fachverlag Schiele und Sohn GmbH",
number = "3-4",

}

TY - JOUR

T1 - Hardware implementation of a MIMO decoder using matrix factorization based channel estimation

AU - Islam, Mohammad Tariqul

AU - Numan, Mostafa Wasiuddin

AU - Misran, Norbahiah

AU - Mohd Ali, Mohd Alauddin

AU - Jit Singh, Mandeep Singh

PY - 2011

Y1 - 2011

N2 - This paper presents an efficient hardware realization of multiple-input multiple-output (MIMO) wireless communication decoder that utilizes the available resources by adopting the technique of parallelism. The hardware is designed and implemented on Xilinx Virtex™-4 XC4VLX60 field programmable gate arrays (FPGA) device in a modular approach which simplifies and eases hardware update, and facilitates testing of the various modules independently. The decoder involves a proficient channel estimation module that employs matrix factorization on least squares (LS) estimation to reduce a full rank matrix into a simpler form in order to eliminate matrix inversion. This results in performance improvement and complexity reduction of the MIMO system. Performance evaluation of the proposed method is validated through MATLAB simulations which indicate 2 dB improvement in terms of SNR compared to LS estimation. Moreover complexity comparison is performed in terms of mathematical operations, which shows that the proposed approach appreciably outperforms LS estimation at a lower complexity and represents a good solution for channel estimation technique.

AB - This paper presents an efficient hardware realization of multiple-input multiple-output (MIMO) wireless communication decoder that utilizes the available resources by adopting the technique of parallelism. The hardware is designed and implemented on Xilinx Virtex™-4 XC4VLX60 field programmable gate arrays (FPGA) device in a modular approach which simplifies and eases hardware update, and facilitates testing of the various modules independently. The decoder involves a proficient channel estimation module that employs matrix factorization on least squares (LS) estimation to reduce a full rank matrix into a simpler form in order to eliminate matrix inversion. This results in performance improvement and complexity reduction of the MIMO system. Performance evaluation of the proposed method is validated through MATLAB simulations which indicate 2 dB improvement in terms of SNR compared to LS estimation. Moreover complexity comparison is performed in terms of mathematical operations, which shows that the proposed approach appreciably outperforms LS estimation at a lower complexity and represents a good solution for channel estimation technique.

KW - Channel estimation

KW - FPGA

KW - Hardware implementation

KW - Matrix factorization

KW - MIMO

UR - http://www.scopus.com/inward/record.url?scp=79958780969&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79958780969&partnerID=8YFLogxK

U2 - 10.1515/FREQ.2011.012

DO - 10.1515/FREQ.2011.012

M3 - Article

AN - SCOPUS:79958780969

VL - 65

SP - 79

EP - 85

JO - Frequenz

JF - Frequenz

SN - 0016-1136

IS - 3-4

ER -