FPGA realization of backpropagation for stock market prediction

Md. Mamun Ibne Reaz, S. Z. Islam, M. A M Ali, M. S. Sulaiman

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

In this paper, we present the realization of backpropagation on Altera FLEX10K FPGA device for stock market prediction utilizing the parallelism that exists in the neural network architecture. This approach provides an increased speed of convergence of the network and accuracy for the stock market forecast. The stock market prediction neural network architecture comprises of three layers, input layer, hidden layer and output layer. There are three neurons in the input layer, two neurons in the hidden layer and one neuron in the output layer. Sigmoid transfer function is used for hidden layer and output layer neuron. Neuron for each of the backpropagation layer is modeled individually using behavioral VHDL. The layers are then connected using structural VHDL. This is followed by the timing analysis and circuit synthesis for the validation, functionality and performance of the designated circuit which supports the practicality, advantages and effectiveness of the proposed hardware realization for the applications.

Original languageEnglish
Title of host publicationICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages960-964
Number of pages5
Volume2
ISBN (Print)9810475241, 9789810475246
DOIs
Publication statusPublished - 2002
Externally publishedYes
Event9th International Conference on Neural Information Processing, ICONIP 2002 - Singapore, Singapore
Duration: 18 Nov 200222 Nov 2002

Other

Other9th International Conference on Neural Information Processing, ICONIP 2002
CountrySingapore
CitySingapore
Period18/11/0222/11/02

Fingerprint

Backpropagation
Neurons
Field programmable gate arrays (FPGA)
Computer hardware description languages
Network architecture
Neural networks
Networks (circuits)
Transfer functions
Financial markets
Hardware

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Information Systems
  • Signal Processing

Cite this

Ibne Reaz, M. M., Islam, S. Z., Ali, M. A. M., & Sulaiman, M. S. (2002). FPGA realization of backpropagation for stock market prediction. In ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age (Vol. 2, pp. 960-964). [1198203] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICONIP.2002.1198203

FPGA realization of backpropagation for stock market prediction. / Ibne Reaz, Md. Mamun; Islam, S. Z.; Ali, M. A M; Sulaiman, M. S.

ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age. Vol. 2 Institute of Electrical and Electronics Engineers Inc., 2002. p. 960-964 1198203.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ibne Reaz, MM, Islam, SZ, Ali, MAM & Sulaiman, MS 2002, FPGA realization of backpropagation for stock market prediction. in ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age. vol. 2, 1198203, Institute of Electrical and Electronics Engineers Inc., pp. 960-964, 9th International Conference on Neural Information Processing, ICONIP 2002, Singapore, Singapore, 18/11/02. https://doi.org/10.1109/ICONIP.2002.1198203
Ibne Reaz MM, Islam SZ, Ali MAM, Sulaiman MS. FPGA realization of backpropagation for stock market prediction. In ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age. Vol. 2. Institute of Electrical and Electronics Engineers Inc. 2002. p. 960-964. 1198203 https://doi.org/10.1109/ICONIP.2002.1198203
Ibne Reaz, Md. Mamun ; Islam, S. Z. ; Ali, M. A M ; Sulaiman, M. S. / FPGA realization of backpropagation for stock market prediction. ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age. Vol. 2 Institute of Electrical and Electronics Engineers Inc., 2002. pp. 960-964
@inproceedings{b1afde015ebf444989b56cf5ee67b8b0,
title = "FPGA realization of backpropagation for stock market prediction",
abstract = "In this paper, we present the realization of backpropagation on Altera FLEX10K FPGA device for stock market prediction utilizing the parallelism that exists in the neural network architecture. This approach provides an increased speed of convergence of the network and accuracy for the stock market forecast. The stock market prediction neural network architecture comprises of three layers, input layer, hidden layer and output layer. There are three neurons in the input layer, two neurons in the hidden layer and one neuron in the output layer. Sigmoid transfer function is used for hidden layer and output layer neuron. Neuron for each of the backpropagation layer is modeled individually using behavioral VHDL. The layers are then connected using structural VHDL. This is followed by the timing analysis and circuit synthesis for the validation, functionality and performance of the designated circuit which supports the practicality, advantages and effectiveness of the proposed hardware realization for the applications.",
author = "{Ibne Reaz}, {Md. Mamun} and Islam, {S. Z.} and Ali, {M. A M} and Sulaiman, {M. S.}",
year = "2002",
doi = "10.1109/ICONIP.2002.1198203",
language = "English",
isbn = "9810475241",
volume = "2",
pages = "960--964",
booktitle = "ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - FPGA realization of backpropagation for stock market prediction

AU - Ibne Reaz, Md. Mamun

AU - Islam, S. Z.

AU - Ali, M. A M

AU - Sulaiman, M. S.

PY - 2002

Y1 - 2002

N2 - In this paper, we present the realization of backpropagation on Altera FLEX10K FPGA device for stock market prediction utilizing the parallelism that exists in the neural network architecture. This approach provides an increased speed of convergence of the network and accuracy for the stock market forecast. The stock market prediction neural network architecture comprises of three layers, input layer, hidden layer and output layer. There are three neurons in the input layer, two neurons in the hidden layer and one neuron in the output layer. Sigmoid transfer function is used for hidden layer and output layer neuron. Neuron for each of the backpropagation layer is modeled individually using behavioral VHDL. The layers are then connected using structural VHDL. This is followed by the timing analysis and circuit synthesis for the validation, functionality and performance of the designated circuit which supports the practicality, advantages and effectiveness of the proposed hardware realization for the applications.

AB - In this paper, we present the realization of backpropagation on Altera FLEX10K FPGA device for stock market prediction utilizing the parallelism that exists in the neural network architecture. This approach provides an increased speed of convergence of the network and accuracy for the stock market forecast. The stock market prediction neural network architecture comprises of three layers, input layer, hidden layer and output layer. There are three neurons in the input layer, two neurons in the hidden layer and one neuron in the output layer. Sigmoid transfer function is used for hidden layer and output layer neuron. Neuron for each of the backpropagation layer is modeled individually using behavioral VHDL. The layers are then connected using structural VHDL. This is followed by the timing analysis and circuit synthesis for the validation, functionality and performance of the designated circuit which supports the practicality, advantages and effectiveness of the proposed hardware realization for the applications.

UR - http://www.scopus.com/inward/record.url?scp=84964495162&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964495162&partnerID=8YFLogxK

U2 - 10.1109/ICONIP.2002.1198203

DO - 10.1109/ICONIP.2002.1198203

M3 - Conference contribution

AN - SCOPUS:84964495162

SN - 9810475241

SN - 9789810475246

VL - 2

SP - 960

EP - 964

BT - ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age

PB - Institute of Electrical and Electronics Engineers Inc.

ER -