FPGA-based hardware realization for 4G MIMO wireless systems

Mostafa Wasiuddin Numan, Mohammad Tariqul Islam, Norbahiah Misran

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Emerging multiple-input multiple-output (MIMO) systems are called to play a key role in fourth generation (4G) wireless systems in order to achieve higher data rate and advanced spectral efficiency. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. The MIMO encoder design and implementation is straight forward, however, the decoder implementation is little more complex as it requires resource utilization. This paper presents an efficient hardware realization of MIMO systems that utilizes the resources of the device by adopting the technique of parallelism. The hardware is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The results are obtained for 2×2 MIMO system for coding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

Original languageEnglish
Pages (from-to)191-196
Number of pages6
JournalInformacije MIDEM
Volume40
Issue number3
Publication statusPublished - Sep 2010

Fingerprint

Field programmable gate arrays (FPGA)
Hardware
Decoding
Transmitters
Systems analysis
Testing

Keywords

  • Alamouti
  • FPGA
  • MIMO
  • Testbed

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

FPGA-based hardware realization for 4G MIMO wireless systems. / Numan, Mostafa Wasiuddin; Islam, Mohammad Tariqul; Misran, Norbahiah.

In: Informacije MIDEM, Vol. 40, No. 3, 09.2010, p. 191-196.

Research output: Contribution to journalArticle

@article{5c2fa1d98c8b47a789e02918375b55d4,
title = "FPGA-based hardware realization for 4G MIMO wireless systems",
abstract = "Emerging multiple-input multiple-output (MIMO) systems are called to play a key role in fourth generation (4G) wireless systems in order to achieve higher data rate and advanced spectral efficiency. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. The MIMO encoder design and implementation is straight forward, however, the decoder implementation is little more complex as it requires resource utilization. This paper presents an efficient hardware realization of MIMO systems that utilizes the resources of the device by adopting the technique of parallelism. The hardware is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The results are obtained for 2×2 MIMO system for coding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.",
keywords = "Alamouti, FPGA, MIMO, Testbed",
author = "Numan, {Mostafa Wasiuddin} and Islam, {Mohammad Tariqul} and Norbahiah Misran",
year = "2010",
month = "9",
language = "English",
volume = "40",
pages = "191--196",
journal = "Informacije MIDEM",
issn = "0352-9045",
publisher = "Society for Microelectronics, Electric Components and Materials",
number = "3",

}

TY - JOUR

T1 - FPGA-based hardware realization for 4G MIMO wireless systems

AU - Numan, Mostafa Wasiuddin

AU - Islam, Mohammad Tariqul

AU - Misran, Norbahiah

PY - 2010/9

Y1 - 2010/9

N2 - Emerging multiple-input multiple-output (MIMO) systems are called to play a key role in fourth generation (4G) wireless systems in order to achieve higher data rate and advanced spectral efficiency. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. The MIMO encoder design and implementation is straight forward, however, the decoder implementation is little more complex as it requires resource utilization. This paper presents an efficient hardware realization of MIMO systems that utilizes the resources of the device by adopting the technique of parallelism. The hardware is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The results are obtained for 2×2 MIMO system for coding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

AB - Emerging multiple-input multiple-output (MIMO) systems are called to play a key role in fourth generation (4G) wireless systems in order to achieve higher data rate and advanced spectral efficiency. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. The MIMO encoder design and implementation is straight forward, however, the decoder implementation is little more complex as it requires resource utilization. This paper presents an efficient hardware realization of MIMO systems that utilizes the resources of the device by adopting the technique of parallelism. The hardware is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The results are obtained for 2×2 MIMO system for coding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

KW - Alamouti

KW - FPGA

KW - MIMO

KW - Testbed

UR - http://www.scopus.com/inward/record.url?scp=79952095383&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952095383&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:79952095383

VL - 40

SP - 191

EP - 196

JO - Informacije MIDEM

JF - Informacije MIDEM

SN - 0352-9045

IS - 3

ER -