Fast detection anti-collision algorithm for RFID system implemented on-chip

Jahariah Sampe, Masuri Othman

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

This study present a proposed Fast Detection Anti-Collision Algorithm (FDACA) for Radio Frequency Identification (RFID) system. Our proposed FDACA is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology and the algorithm is based on the deterministic anti-collision technique. The FDACA is novel in terms of a faster identification by reducing the number of iterations during the identification process. The primary FDACA also reads the identification (ID) bits at once regardless of its length. It also does not require the tags to remember the instructions from the reader during the communication process in which the tags are treated as address carrying devices only. As a result simple, small, low cost and memoryless tags can be produced. The proposed system is designed using Verilog HDL. The system is simulated usi Modelsim XE II and synthesized using Xilinx Synthesis Technology (XST). The system is implemented in hardware using Field Programmable Grid Array (FPGA) board for real time verification. From the verification results it can be shown that the FDACA system enables to identify the tags without error until the operating frequency of 180 MHz. Finally the FDACA system is implemented on chip using 0.18 μm Library. Synopsys Compiler and tools. From the resynthesis results it shows that the identification rate of the proposed FDACA system is 333 Mega tags per second with the power requirement of 3.451 mW.

Original languageEnglish
Pages (from-to)1315-1319
Number of pages5
JournalJournal of Applied Sciences
Volume8
Issue number7
Publication statusPublished - 2008

Fingerprint

Radio frequency identification (RFID)
Computer hardware description languages
System-on-chip
Application specific integrated circuits
Hardware
Communication
Costs

Keywords

  • Address carrying devices
  • ASIC technology
  • Deterministic
  • Identification rate
  • Power requirement
  • Real time verification

ASJC Scopus subject areas

  • General

Cite this

Fast detection anti-collision algorithm for RFID system implemented on-chip. / Sampe, Jahariah; Othman, Masuri.

In: Journal of Applied Sciences, Vol. 8, No. 7, 2008, p. 1315-1319.

Research output: Contribution to journalArticle

@article{b40f8cc71f4e416ca36eabcfb0fccbd7,
title = "Fast detection anti-collision algorithm for RFID system implemented on-chip",
abstract = "This study present a proposed Fast Detection Anti-Collision Algorithm (FDACA) for Radio Frequency Identification (RFID) system. Our proposed FDACA is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology and the algorithm is based on the deterministic anti-collision technique. The FDACA is novel in terms of a faster identification by reducing the number of iterations during the identification process. The primary FDACA also reads the identification (ID) bits at once regardless of its length. It also does not require the tags to remember the instructions from the reader during the communication process in which the tags are treated as address carrying devices only. As a result simple, small, low cost and memoryless tags can be produced. The proposed system is designed using Verilog HDL. The system is simulated usi Modelsim XE II and synthesized using Xilinx Synthesis Technology (XST). The system is implemented in hardware using Field Programmable Grid Array (FPGA) board for real time verification. From the verification results it can be shown that the FDACA system enables to identify the tags without error until the operating frequency of 180 MHz. Finally the FDACA system is implemented on chip using 0.18 μm Library. Synopsys Compiler and tools. From the resynthesis results it shows that the identification rate of the proposed FDACA system is 333 Mega tags per second with the power requirement of 3.451 mW.",
keywords = "Address carrying devices, ASIC technology, Deterministic, Identification rate, Power requirement, Real time verification",
author = "Jahariah Sampe and Masuri Othman",
year = "2008",
language = "English",
volume = "8",
pages = "1315--1319",
journal = "Journal of Applied Sciences",
issn = "1812-5654",
publisher = "Asian Network for Scientific Information",
number = "7",

}

TY - JOUR

T1 - Fast detection anti-collision algorithm for RFID system implemented on-chip

AU - Sampe, Jahariah

AU - Othman, Masuri

PY - 2008

Y1 - 2008

N2 - This study present a proposed Fast Detection Anti-Collision Algorithm (FDACA) for Radio Frequency Identification (RFID) system. Our proposed FDACA is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology and the algorithm is based on the deterministic anti-collision technique. The FDACA is novel in terms of a faster identification by reducing the number of iterations during the identification process. The primary FDACA also reads the identification (ID) bits at once regardless of its length. It also does not require the tags to remember the instructions from the reader during the communication process in which the tags are treated as address carrying devices only. As a result simple, small, low cost and memoryless tags can be produced. The proposed system is designed using Verilog HDL. The system is simulated usi Modelsim XE II and synthesized using Xilinx Synthesis Technology (XST). The system is implemented in hardware using Field Programmable Grid Array (FPGA) board for real time verification. From the verification results it can be shown that the FDACA system enables to identify the tags without error until the operating frequency of 180 MHz. Finally the FDACA system is implemented on chip using 0.18 μm Library. Synopsys Compiler and tools. From the resynthesis results it shows that the identification rate of the proposed FDACA system is 333 Mega tags per second with the power requirement of 3.451 mW.

AB - This study present a proposed Fast Detection Anti-Collision Algorithm (FDACA) for Radio Frequency Identification (RFID) system. Our proposed FDACA is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology and the algorithm is based on the deterministic anti-collision technique. The FDACA is novel in terms of a faster identification by reducing the number of iterations during the identification process. The primary FDACA also reads the identification (ID) bits at once regardless of its length. It also does not require the tags to remember the instructions from the reader during the communication process in which the tags are treated as address carrying devices only. As a result simple, small, low cost and memoryless tags can be produced. The proposed system is designed using Verilog HDL. The system is simulated usi Modelsim XE II and synthesized using Xilinx Synthesis Technology (XST). The system is implemented in hardware using Field Programmable Grid Array (FPGA) board for real time verification. From the verification results it can be shown that the FDACA system enables to identify the tags without error until the operating frequency of 180 MHz. Finally the FDACA system is implemented on chip using 0.18 μm Library. Synopsys Compiler and tools. From the resynthesis results it shows that the identification rate of the proposed FDACA system is 333 Mega tags per second with the power requirement of 3.451 mW.

KW - Address carrying devices

KW - ASIC technology

KW - Deterministic

KW - Identification rate

KW - Power requirement

KW - Real time verification

UR - http://www.scopus.com/inward/record.url?scp=42149194518&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=42149194518&partnerID=8YFLogxK

M3 - Article

VL - 8

SP - 1315

EP - 1319

JO - Journal of Applied Sciences

JF - Journal of Applied Sciences

SN - 1812-5654

IS - 7

ER -