Enabling multithreading executions on the XILINX microkernel with a hardware scheduler

Yasmin Syuhada Harmin, Razali Jidin, Asraf Mohamed Moubark, Mohd Amiruddin Zainol

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Multithreading programming can improve performance of an application especially to reduce processor busy waiting. Typically, threads that have to wait for input/output responses can wait in a queue (sleep queue), allowing other threads to utilize processor, therefore improving system timeliness and throughput. As such an application can be partitioned into several threads that can be executed on either single or multiple processors. Sharing of processors among threads however requires scheduling to ensure fair sharing scheme or to meet a specific execution objective. The scheduling mechanism serves to allocate which threads get to run on a processor alternately according to the adopted sharing scheme. Processor can be relieved of executing the required scheduling task if it can be performed by a hardware entity such as Field Programmable Gate Array (FPGA). This paper describes initial design of hardware scheduler and modification of thread manager to support the migration (of thread scheduler into the hardware). The scheduler is designed as an Intellectual Property (IP) core that can be instantiated like any peripheral core. The work is intended to enable multithreading on XILINX microkernel with a hardware thread scheduler instead of Von Neumann stored instruction scheduling execution.

Original languageEnglish
Title of host publication2008 International Conference on Electronic Design, ICED 2008
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 International Conference on Electronic Design, ICED 2008 - Penang
Duration: 1 Dec 20083 Dec 2008

Other

Other2008 International Conference on Electronic Design, ICED 2008
CityPenang
Period1/12/083/12/08

Fingerprint

Scheduling
Hardware
Field programmable gate arrays (FPGA)
Managers
Throughput

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Harmin, Y. S., Jidin, R., Mohamed Moubark, A., & Zainol, M. A. (2008). Enabling multithreading executions on the XILINX microkernel with a hardware scheduler. In 2008 International Conference on Electronic Design, ICED 2008 [4786727] https://doi.org/10.1109/ICED.2008.4786727

Enabling multithreading executions on the XILINX microkernel with a hardware scheduler. / Harmin, Yasmin Syuhada; Jidin, Razali; Mohamed Moubark, Asraf; Zainol, Mohd Amiruddin.

2008 International Conference on Electronic Design, ICED 2008. 2008. 4786727.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Harmin, YS, Jidin, R, Mohamed Moubark, A & Zainol, MA 2008, Enabling multithreading executions on the XILINX microkernel with a hardware scheduler. in 2008 International Conference on Electronic Design, ICED 2008., 4786727, 2008 International Conference on Electronic Design, ICED 2008, Penang, 1/12/08. https://doi.org/10.1109/ICED.2008.4786727
Harmin YS, Jidin R, Mohamed Moubark A, Zainol MA. Enabling multithreading executions on the XILINX microkernel with a hardware scheduler. In 2008 International Conference on Electronic Design, ICED 2008. 2008. 4786727 https://doi.org/10.1109/ICED.2008.4786727
Harmin, Yasmin Syuhada ; Jidin, Razali ; Mohamed Moubark, Asraf ; Zainol, Mohd Amiruddin. / Enabling multithreading executions on the XILINX microkernel with a hardware scheduler. 2008 International Conference on Electronic Design, ICED 2008. 2008.
@inproceedings{382b90ba5dd84836b278d7af5fa99caf,
title = "Enabling multithreading executions on the XILINX microkernel with a hardware scheduler",
abstract = "Multithreading programming can improve performance of an application especially to reduce processor busy waiting. Typically, threads that have to wait for input/output responses can wait in a queue (sleep queue), allowing other threads to utilize processor, therefore improving system timeliness and throughput. As such an application can be partitioned into several threads that can be executed on either single or multiple processors. Sharing of processors among threads however requires scheduling to ensure fair sharing scheme or to meet a specific execution objective. The scheduling mechanism serves to allocate which threads get to run on a processor alternately according to the adopted sharing scheme. Processor can be relieved of executing the required scheduling task if it can be performed by a hardware entity such as Field Programmable Gate Array (FPGA). This paper describes initial design of hardware scheduler and modification of thread manager to support the migration (of thread scheduler into the hardware). The scheduler is designed as an Intellectual Property (IP) core that can be instantiated like any peripheral core. The work is intended to enable multithreading on XILINX microkernel with a hardware thread scheduler instead of Von Neumann stored instruction scheduling execution.",
author = "Harmin, {Yasmin Syuhada} and Razali Jidin and {Mohamed Moubark}, Asraf and Zainol, {Mohd Amiruddin}",
year = "2008",
doi = "10.1109/ICED.2008.4786727",
language = "English",
isbn = "9781424423156",
booktitle = "2008 International Conference on Electronic Design, ICED 2008",

}

TY - GEN

T1 - Enabling multithreading executions on the XILINX microkernel with a hardware scheduler

AU - Harmin, Yasmin Syuhada

AU - Jidin, Razali

AU - Mohamed Moubark, Asraf

AU - Zainol, Mohd Amiruddin

PY - 2008

Y1 - 2008

N2 - Multithreading programming can improve performance of an application especially to reduce processor busy waiting. Typically, threads that have to wait for input/output responses can wait in a queue (sleep queue), allowing other threads to utilize processor, therefore improving system timeliness and throughput. As such an application can be partitioned into several threads that can be executed on either single or multiple processors. Sharing of processors among threads however requires scheduling to ensure fair sharing scheme or to meet a specific execution objective. The scheduling mechanism serves to allocate which threads get to run on a processor alternately according to the adopted sharing scheme. Processor can be relieved of executing the required scheduling task if it can be performed by a hardware entity such as Field Programmable Gate Array (FPGA). This paper describes initial design of hardware scheduler and modification of thread manager to support the migration (of thread scheduler into the hardware). The scheduler is designed as an Intellectual Property (IP) core that can be instantiated like any peripheral core. The work is intended to enable multithreading on XILINX microkernel with a hardware thread scheduler instead of Von Neumann stored instruction scheduling execution.

AB - Multithreading programming can improve performance of an application especially to reduce processor busy waiting. Typically, threads that have to wait for input/output responses can wait in a queue (sleep queue), allowing other threads to utilize processor, therefore improving system timeliness and throughput. As such an application can be partitioned into several threads that can be executed on either single or multiple processors. Sharing of processors among threads however requires scheduling to ensure fair sharing scheme or to meet a specific execution objective. The scheduling mechanism serves to allocate which threads get to run on a processor alternately according to the adopted sharing scheme. Processor can be relieved of executing the required scheduling task if it can be performed by a hardware entity such as Field Programmable Gate Array (FPGA). This paper describes initial design of hardware scheduler and modification of thread manager to support the migration (of thread scheduler into the hardware). The scheduler is designed as an Intellectual Property (IP) core that can be instantiated like any peripheral core. The work is intended to enable multithreading on XILINX microkernel with a hardware thread scheduler instead of Von Neumann stored instruction scheduling execution.

UR - http://www.scopus.com/inward/record.url?scp=63649121178&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=63649121178&partnerID=8YFLogxK

U2 - 10.1109/ICED.2008.4786727

DO - 10.1109/ICED.2008.4786727

M3 - Conference contribution

SN - 9781424423156

BT - 2008 International Conference on Electronic Design, ICED 2008

ER -