Design of ultra-low voltage CCII utilizing level shifting technique and a dual mode multifunction universal filter as an application

Jahariah Sampe, Mohammad Faseehuddin, Sawal Hamid Md Ali

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents an implementation of Ultra low Voltage Second Generation Current Conveyor (ULV-CCII). The methodology adopted for the design is the use of level shifting stage to lower the effective threshold voltage of the PMOS differential pair transistors. The combination of conventional and level shifted P-MOS differential pairs together with low voltage folded cascode output sage was used to achieve almost rail to rail operation at an ultralow supply of ±0.4V. This approach also benefits from increased common mode range. The CCII provides voltage transfer bandwidth of 7.8MHz and the current transfer bandwidth of 17MHz, while dissipating a nominal power of 123 μW. A versatile dual mode universal filter is realized to validate the functionality of the ULV-CCII. The filter is capable of working in both current and voltage modes without a change in its topology. The filter employs only two CCIIs, two capacitors, and two resistors. The use of only positive single input CCII simplifies the implementation and relaxes the matching constraints during layout, leading to enhanced filter performance. The filter works at ±0.4V supply and provides all standard filter responses in the voltage mode as well as low pass and band pass response for the current mode of operation. The H-spice simulation results in 0.18μm TSMC CMOS technology are presented to prove the results.

Original languageEnglish
Pages (from-to)155-175
Number of pages21
JournalJournal of Engineering Research
Volume6
Issue number2
Publication statusPublished - 1 Jun 2018
Externally publishedYes

Fingerprint

Electric potential
Rails
Bandwidth
Threshold voltage
Resistors
Transistors
Capacitors
Topology

Keywords

  • Analog filter
  • Current conveyor
  • Current mode
  • Level shifting
  • Low voltage

ASJC Scopus subject areas

  • Engineering(all)

Cite this

@article{3e6982ea32e640dea3d6880b5dd8b854,
title = "Design of ultra-low voltage CCII utilizing level shifting technique and a dual mode multifunction universal filter as an application",
abstract = "This paper presents an implementation of Ultra low Voltage Second Generation Current Conveyor (ULV-CCII). The methodology adopted for the design is the use of level shifting stage to lower the effective threshold voltage of the PMOS differential pair transistors. The combination of conventional and level shifted P-MOS differential pairs together with low voltage folded cascode output sage was used to achieve almost rail to rail operation at an ultralow supply of ±0.4V. This approach also benefits from increased common mode range. The CCII provides voltage transfer bandwidth of 7.8MHz and the current transfer bandwidth of 17MHz, while dissipating a nominal power of 123 μW. A versatile dual mode universal filter is realized to validate the functionality of the ULV-CCII. The filter is capable of working in both current and voltage modes without a change in its topology. The filter employs only two CCIIs, two capacitors, and two resistors. The use of only positive single input CCII simplifies the implementation and relaxes the matching constraints during layout, leading to enhanced filter performance. The filter works at ±0.4V supply and provides all standard filter responses in the voltage mode as well as low pass and band pass response for the current mode of operation. The H-spice simulation results in 0.18μm TSMC CMOS technology are presented to prove the results.",
keywords = "Analog filter, Current conveyor, Current mode, Level shifting, Low voltage",
author = "Jahariah Sampe and Mohammad Faseehuddin and {Md Ali}, {Sawal Hamid}",
year = "2018",
month = "6",
day = "1",
language = "English",
volume = "6",
pages = "155--175",
journal = "Journal of Engineering Research",
issn = "2307-1877",
publisher = "Kuwait University",
number = "2",

}

TY - JOUR

T1 - Design of ultra-low voltage CCII utilizing level shifting technique and a dual mode multifunction universal filter as an application

AU - Sampe, Jahariah

AU - Faseehuddin, Mohammad

AU - Md Ali, Sawal Hamid

PY - 2018/6/1

Y1 - 2018/6/1

N2 - This paper presents an implementation of Ultra low Voltage Second Generation Current Conveyor (ULV-CCII). The methodology adopted for the design is the use of level shifting stage to lower the effective threshold voltage of the PMOS differential pair transistors. The combination of conventional and level shifted P-MOS differential pairs together with low voltage folded cascode output sage was used to achieve almost rail to rail operation at an ultralow supply of ±0.4V. This approach also benefits from increased common mode range. The CCII provides voltage transfer bandwidth of 7.8MHz and the current transfer bandwidth of 17MHz, while dissipating a nominal power of 123 μW. A versatile dual mode universal filter is realized to validate the functionality of the ULV-CCII. The filter is capable of working in both current and voltage modes without a change in its topology. The filter employs only two CCIIs, two capacitors, and two resistors. The use of only positive single input CCII simplifies the implementation and relaxes the matching constraints during layout, leading to enhanced filter performance. The filter works at ±0.4V supply and provides all standard filter responses in the voltage mode as well as low pass and band pass response for the current mode of operation. The H-spice simulation results in 0.18μm TSMC CMOS technology are presented to prove the results.

AB - This paper presents an implementation of Ultra low Voltage Second Generation Current Conveyor (ULV-CCII). The methodology adopted for the design is the use of level shifting stage to lower the effective threshold voltage of the PMOS differential pair transistors. The combination of conventional and level shifted P-MOS differential pairs together with low voltage folded cascode output sage was used to achieve almost rail to rail operation at an ultralow supply of ±0.4V. This approach also benefits from increased common mode range. The CCII provides voltage transfer bandwidth of 7.8MHz and the current transfer bandwidth of 17MHz, while dissipating a nominal power of 123 μW. A versatile dual mode universal filter is realized to validate the functionality of the ULV-CCII. The filter is capable of working in both current and voltage modes without a change in its topology. The filter employs only two CCIIs, two capacitors, and two resistors. The use of only positive single input CCII simplifies the implementation and relaxes the matching constraints during layout, leading to enhanced filter performance. The filter works at ±0.4V supply and provides all standard filter responses in the voltage mode as well as low pass and band pass response for the current mode of operation. The H-spice simulation results in 0.18μm TSMC CMOS technology are presented to prove the results.

KW - Analog filter

KW - Current conveyor

KW - Current mode

KW - Level shifting

KW - Low voltage

UR - http://www.scopus.com/inward/record.url?scp=85052858084&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85052858084&partnerID=8YFLogxK

M3 - Article

VL - 6

SP - 155

EP - 175

JO - Journal of Engineering Research

JF - Journal of Engineering Research

SN - 2307-1877

IS - 2

ER -