Design of a low drop-out voltage regulator using 0.13 µm cmos technology

Norhaida Binti Mustafa, Florence Choong, Md. Mamun Ibne Reaz, Wan Irma Idayu Wan Mohd Nasir, Noorfazila Kamal, Abdul Mukit

Research output: Contribution to journalArticle

Abstract

In this paper, the design of a 4.5 V low drop out voltage regulator is proposed. Two-stage cascaded operational transconductance amplifier has been used as error amplifier. The two-stage amplifier is designed with body bias technique to reduce the drop out voltage of LDO regulator. In addition, PMOS is employed as a pass transistor yielding a more stable output voltage. The proposed regulator has a drop out voltage of 32.06 mV and power dissipation of 1.3593 mW. It is designed using a 0.13 µm standard CMOS process using Mentor Graphics software. The proposed design showed superiority over recent work yielding the lowest drop out voltage. The performance of the proposed design shows a promising opportunity to enhance chip level power management for SoC applications.

Original languageEnglish
Pages (from-to)1282-1298
Number of pages17
JournalJournal of Engineering Science and Technology
Volume13
Issue number5
Publication statusPublished - 1 May 2018

Fingerprint

Voltage regulators
Electric potential
Operational amplifiers
Energy dissipation
Transistors

Keywords

  • Body driven technique
  • Low drop out
  • Pass transistor
  • Transconductance amplifier
  • Voltage regulator

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Design of a low drop-out voltage regulator using 0.13 µm cmos technology. / Mustafa, Norhaida Binti; Choong, Florence; Ibne Reaz, Md. Mamun; Nasir, Wan Irma Idayu Wan Mohd; Kamal, Noorfazila; Mukit, Abdul.

In: Journal of Engineering Science and Technology, Vol. 13, No. 5, 01.05.2018, p. 1282-1298.

Research output: Contribution to journalArticle

Mustafa, Norhaida Binti ; Choong, Florence ; Ibne Reaz, Md. Mamun ; Nasir, Wan Irma Idayu Wan Mohd ; Kamal, Noorfazila ; Mukit, Abdul. / Design of a low drop-out voltage regulator using 0.13 µm cmos technology. In: Journal of Engineering Science and Technology. 2018 ; Vol. 13, No. 5. pp. 1282-1298.
@article{7d14e2df1b504280a88cfdefb3aaa72f,
title = "Design of a low drop-out voltage regulator using 0.13 µm cmos technology",
abstract = "In this paper, the design of a 4.5 V low drop out voltage regulator is proposed. Two-stage cascaded operational transconductance amplifier has been used as error amplifier. The two-stage amplifier is designed with body bias technique to reduce the drop out voltage of LDO regulator. In addition, PMOS is employed as a pass transistor yielding a more stable output voltage. The proposed regulator has a drop out voltage of 32.06 mV and power dissipation of 1.3593 mW. It is designed using a 0.13 µm standard CMOS process using Mentor Graphics software. The proposed design showed superiority over recent work yielding the lowest drop out voltage. The performance of the proposed design shows a promising opportunity to enhance chip level power management for SoC applications.",
keywords = "Body driven technique, Low drop out, Pass transistor, Transconductance amplifier, Voltage regulator",
author = "Mustafa, {Norhaida Binti} and Florence Choong and {Ibne Reaz}, {Md. Mamun} and Nasir, {Wan Irma Idayu Wan Mohd} and Noorfazila Kamal and Abdul Mukit",
year = "2018",
month = "5",
day = "1",
language = "English",
volume = "13",
pages = "1282--1298",
journal = "Journal of Engineering Science and Technology",
issn = "1823-4690",
publisher = "Taylor's University College",
number = "5",

}

TY - JOUR

T1 - Design of a low drop-out voltage regulator using 0.13 µm cmos technology

AU - Mustafa, Norhaida Binti

AU - Choong, Florence

AU - Ibne Reaz, Md. Mamun

AU - Nasir, Wan Irma Idayu Wan Mohd

AU - Kamal, Noorfazila

AU - Mukit, Abdul

PY - 2018/5/1

Y1 - 2018/5/1

N2 - In this paper, the design of a 4.5 V low drop out voltage regulator is proposed. Two-stage cascaded operational transconductance amplifier has been used as error amplifier. The two-stage amplifier is designed with body bias technique to reduce the drop out voltage of LDO regulator. In addition, PMOS is employed as a pass transistor yielding a more stable output voltage. The proposed regulator has a drop out voltage of 32.06 mV and power dissipation of 1.3593 mW. It is designed using a 0.13 µm standard CMOS process using Mentor Graphics software. The proposed design showed superiority over recent work yielding the lowest drop out voltage. The performance of the proposed design shows a promising opportunity to enhance chip level power management for SoC applications.

AB - In this paper, the design of a 4.5 V low drop out voltage regulator is proposed. Two-stage cascaded operational transconductance amplifier has been used as error amplifier. The two-stage amplifier is designed with body bias technique to reduce the drop out voltage of LDO regulator. In addition, PMOS is employed as a pass transistor yielding a more stable output voltage. The proposed regulator has a drop out voltage of 32.06 mV and power dissipation of 1.3593 mW. It is designed using a 0.13 µm standard CMOS process using Mentor Graphics software. The proposed design showed superiority over recent work yielding the lowest drop out voltage. The performance of the proposed design shows a promising opportunity to enhance chip level power management for SoC applications.

KW - Body driven technique

KW - Low drop out

KW - Pass transistor

KW - Transconductance amplifier

KW - Voltage regulator

UR - http://www.scopus.com/inward/record.url?scp=85047881096&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85047881096&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:85047881096

VL - 13

SP - 1282

EP - 1298

JO - Journal of Engineering Science and Technology

JF - Journal of Engineering Science and Technology

SN - 1823-4690

IS - 5

ER -