Design of a high speed and low latency crypto-processor ASIC

Liakot Ali, Niranjan Roy, Fazle Elahi Faisal, Mohd Alauddin Mohd Ali, Ishak Aris

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically secured information at a rate of multi-ten Gbps. The performance of the processor is compared with that of other researchers which proves it's superiority over them.

    Original languageEnglish
    Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
    Pages96-98
    Number of pages3
    DOIs
    Publication statusPublished - 2008
    Event2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008 - Johor Bahru, Johor
    Duration: 25 Nov 200827 Nov 2008

    Other

    Other2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008
    CityJohor Bahru, Johor
    Period25/11/0827/11/08

    Fingerprint

    Application specific integrated circuits

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Ali, L., Roy, N., Faisal, F. E., Ali, M. A. M., & Aris, I. (2008). Design of a high speed and low latency crypto-processor ASIC. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 96-98). [4770284] https://doi.org/10.1109/SMELEC.2008.4770284

    Design of a high speed and low latency crypto-processor ASIC. / Ali, Liakot; Roy, Niranjan; Faisal, Fazle Elahi; Ali, Mohd Alauddin Mohd; Aris, Ishak.

    IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. p. 96-98 4770284.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ali, L, Roy, N, Faisal, FE, Ali, MAM & Aris, I 2008, Design of a high speed and low latency crypto-processor ASIC. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 4770284, pp. 96-98, 2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008, Johor Bahru, Johor, 25/11/08. https://doi.org/10.1109/SMELEC.2008.4770284
    Ali L, Roy N, Faisal FE, Ali MAM, Aris I. Design of a high speed and low latency crypto-processor ASIC. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. p. 96-98. 4770284 https://doi.org/10.1109/SMELEC.2008.4770284
    Ali, Liakot ; Roy, Niranjan ; Faisal, Fazle Elahi ; Ali, Mohd Alauddin Mohd ; Aris, Ishak. / Design of a high speed and low latency crypto-processor ASIC. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2008. pp. 96-98
    @inproceedings{c5497723bf9f4e4683f461727e267b37,
    title = "Design of a high speed and low latency crypto-processor ASIC",
    abstract = "This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically secured information at a rate of multi-ten Gbps. The performance of the processor is compared with that of other researchers which proves it's superiority over them.",
    author = "Liakot Ali and Niranjan Roy and Faisal, {Fazle Elahi} and Ali, {Mohd Alauddin Mohd} and Ishak Aris",
    year = "2008",
    doi = "10.1109/SMELEC.2008.4770284",
    language = "English",
    isbn = "9781424425617",
    pages = "96--98",
    booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",

    }

    TY - GEN

    T1 - Design of a high speed and low latency crypto-processor ASIC

    AU - Ali, Liakot

    AU - Roy, Niranjan

    AU - Faisal, Fazle Elahi

    AU - Ali, Mohd Alauddin Mohd

    AU - Aris, Ishak

    PY - 2008

    Y1 - 2008

    N2 - This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically secured information at a rate of multi-ten Gbps. The performance of the processor is compared with that of other researchers which proves it's superiority over them.

    AB - This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically secured information at a rate of multi-ten Gbps. The performance of the processor is compared with that of other researchers which proves it's superiority over them.

    UR - http://www.scopus.com/inward/record.url?scp=65949108237&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=65949108237&partnerID=8YFLogxK

    U2 - 10.1109/SMELEC.2008.4770284

    DO - 10.1109/SMELEC.2008.4770284

    M3 - Conference contribution

    SN - 9781424425617

    SP - 96

    EP - 98

    BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

    ER -