Design of a 10-T low power full adder for VLSI applications

Azlia Binti Jaapar, Md. Mamun Ibne Reaz, Mohd Marufuzzaman, Wan Mimi Diyana Wan Zaki

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Most of the Very Large Scale Integration (VLSI) applications such as digital signal processing, image processing, video processing and microcomputers extensively use arithmetic operations. The adder lies in the critical path of all the arithmetic operations so that it plays a crucial role in determining the overall system performance. Hence, low power dissipation, compact sized Integrated Circuit (IC) is highly required in modern digital applications. Recently, 10-Transistor Full Adder (10-T FA) becomes a good potential candidate for designing adder circuits because of reliable output and low power dissipation. This study presents the design and implementation of a low power 1-bit FA circuit. The design of the proposed full adder circuit is reducing power dissipation by optimizing the transistor size. The simulation results showed that the design required only 27×14.53 urn die area and dissipated as low as 0.1415 nW power. In comparison with previous studies, this proposed full adder demonstrates an advantage of low power dissipation and can be used at higher temperature with minimal power loss.

Original languageEnglish
Pages (from-to)15-20
Number of pages6
JournalJournal of Engineering and Applied Sciences
Volume8
Issue number1
DOIs
Publication statusPublished - 2013

Fingerprint

VLSI circuits
Adders
Energy dissipation
Networks (circuits)
Transistors
Digital signal processing
Microcomputers
Integrated circuits
Image processing
Processing
Temperature

Keywords

  • 10-T full adder
  • CMOS
  • VLSI application
  • XOR

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Design of a 10-T low power full adder for VLSI applications. / Jaapar, Azlia Binti; Ibne Reaz, Md. Mamun; Marufuzzaman, Mohd; Wan Zaki, Wan Mimi Diyana.

In: Journal of Engineering and Applied Sciences, Vol. 8, No. 1, 2013, p. 15-20.

Research output: Contribution to journalArticle

@article{1cb2e6bbbe9544f59112697d16cabed4,
title = "Design of a 10-T low power full adder for VLSI applications",
abstract = "Most of the Very Large Scale Integration (VLSI) applications such as digital signal processing, image processing, video processing and microcomputers extensively use arithmetic operations. The adder lies in the critical path of all the arithmetic operations so that it plays a crucial role in determining the overall system performance. Hence, low power dissipation, compact sized Integrated Circuit (IC) is highly required in modern digital applications. Recently, 10-Transistor Full Adder (10-T FA) becomes a good potential candidate for designing adder circuits because of reliable output and low power dissipation. This study presents the design and implementation of a low power 1-bit FA circuit. The design of the proposed full adder circuit is reducing power dissipation by optimizing the transistor size. The simulation results showed that the design required only 27×14.53 urn die area and dissipated as low as 0.1415 nW power. In comparison with previous studies, this proposed full adder demonstrates an advantage of low power dissipation and can be used at higher temperature with minimal power loss.",
keywords = "10-T full adder, CMOS, VLSI application, XOR",
author = "Jaapar, {Azlia Binti} and {Ibne Reaz}, {Md. Mamun} and Mohd Marufuzzaman and {Wan Zaki}, {Wan Mimi Diyana}",
year = "2013",
doi = "10.3923/jeasci.2013.15.20",
language = "English",
volume = "8",
pages = "15--20",
journal = "Journal of Engineering and Applied Sciences",
issn = "1816-949X",
publisher = "Medwell Journals",
number = "1",

}

TY - JOUR

T1 - Design of a 10-T low power full adder for VLSI applications

AU - Jaapar, Azlia Binti

AU - Ibne Reaz, Md. Mamun

AU - Marufuzzaman, Mohd

AU - Wan Zaki, Wan Mimi Diyana

PY - 2013

Y1 - 2013

N2 - Most of the Very Large Scale Integration (VLSI) applications such as digital signal processing, image processing, video processing and microcomputers extensively use arithmetic operations. The adder lies in the critical path of all the arithmetic operations so that it plays a crucial role in determining the overall system performance. Hence, low power dissipation, compact sized Integrated Circuit (IC) is highly required in modern digital applications. Recently, 10-Transistor Full Adder (10-T FA) becomes a good potential candidate for designing adder circuits because of reliable output and low power dissipation. This study presents the design and implementation of a low power 1-bit FA circuit. The design of the proposed full adder circuit is reducing power dissipation by optimizing the transistor size. The simulation results showed that the design required only 27×14.53 urn die area and dissipated as low as 0.1415 nW power. In comparison with previous studies, this proposed full adder demonstrates an advantage of low power dissipation and can be used at higher temperature with minimal power loss.

AB - Most of the Very Large Scale Integration (VLSI) applications such as digital signal processing, image processing, video processing and microcomputers extensively use arithmetic operations. The adder lies in the critical path of all the arithmetic operations so that it plays a crucial role in determining the overall system performance. Hence, low power dissipation, compact sized Integrated Circuit (IC) is highly required in modern digital applications. Recently, 10-Transistor Full Adder (10-T FA) becomes a good potential candidate for designing adder circuits because of reliable output and low power dissipation. This study presents the design and implementation of a low power 1-bit FA circuit. The design of the proposed full adder circuit is reducing power dissipation by optimizing the transistor size. The simulation results showed that the design required only 27×14.53 urn die area and dissipated as low as 0.1415 nW power. In comparison with previous studies, this proposed full adder demonstrates an advantage of low power dissipation and can be used at higher temperature with minimal power loss.

KW - 10-T full adder

KW - CMOS

KW - VLSI application

KW - XOR

UR - http://www.scopus.com/inward/record.url?scp=84881357616&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881357616&partnerID=8YFLogxK

U2 - 10.3923/jeasci.2013.15.20

DO - 10.3923/jeasci.2013.15.20

M3 - Article

AN - SCOPUS:84881357616

VL - 8

SP - 15

EP - 20

JO - Journal of Engineering and Applied Sciences

JF - Journal of Engineering and Applied Sciences

SN - 1816-949X

IS - 1

ER -