Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters

M. J. Uddin, A. N. Nordin, M. I. Ibrahimy, Md. Mamun Ibne Reaz

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Design, development and simulation results of an interdigitated metal-fingers capacitors in 0.18μm RF-CMOS technology that are exploiting both lateral and vertical metal-metal capacitances are presented. Two RF-CMOS capacitors are designed specifically for applications in a 2.45GHz power splitter circuit. Five metal RF-CMOS layers are used to design two capacitors of 1.39pF and 2.2pF, consisting of 101 and 105 metal fingers respectively. The real impedance obtained at the input is Z1 = 35.04Ω and Z 2 = 39.73Ω, while the insertion loss is S21 = 2.47dB. Return loss S11 and S22 are simulated as 4.042dB and 4.047dB respectively. Phase measurements of 110.9° and 101.2° are obtained for the input and output ports, indicating that the phase shift is not degraded too much due to the capacitor.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Pages284-287
Number of pages4
DOIs
Publication statusPublished - 2010
Event2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur
Duration: 6 Dec 20109 Dec 2010

Other

Other2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
CityKuala Lumpur
Period6/12/109/12/10

Fingerprint

Chemical elements
Capacitors
Metals
Phase measurement
Insertion losses
Phase shift
Capacitance
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Uddin, M. J., Nordin, A. N., Ibrahimy, M. I., & Ibne Reaz, M. M. (2010). Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 284-287). [5774736] https://doi.org/10.1109/APCCAS.2010.5774736

Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters. / Uddin, M. J.; Nordin, A. N.; Ibrahimy, M. I.; Ibne Reaz, Md. Mamun.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 284-287 5774736.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Uddin, MJ, Nordin, AN, Ibrahimy, MI & Ibne Reaz, MM 2010, Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 5774736, pp. 284-287, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, 6/12/10. https://doi.org/10.1109/APCCAS.2010.5774736
Uddin MJ, Nordin AN, Ibrahimy MI, Ibne Reaz MM. Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 284-287. 5774736 https://doi.org/10.1109/APCCAS.2010.5774736
Uddin, M. J. ; Nordin, A. N. ; Ibrahimy, M. I. ; Ibne Reaz, Md. Mamun. / Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. pp. 284-287
@inproceedings{7d0610fe9132464a8d37f84bbbaac22a,
title = "Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters",
abstract = "Design, development and simulation results of an interdigitated metal-fingers capacitors in 0.18μm RF-CMOS technology that are exploiting both lateral and vertical metal-metal capacitances are presented. Two RF-CMOS capacitors are designed specifically for applications in a 2.45GHz power splitter circuit. Five metal RF-CMOS layers are used to design two capacitors of 1.39pF and 2.2pF, consisting of 101 and 105 metal fingers respectively. The real impedance obtained at the input is Z1 = 35.04Ω and Z 2 = 39.73Ω, while the insertion loss is S21 = 2.47dB. Return loss S11 and S22 are simulated as 4.042dB and 4.047dB respectively. Phase measurements of 110.9° and 101.2° are obtained for the input and output ports, indicating that the phase shift is not degraded too much due to the capacitor.",
author = "Uddin, {M. J.} and Nordin, {A. N.} and Ibrahimy, {M. I.} and {Ibne Reaz}, {Md. Mamun}",
year = "2010",
doi = "10.1109/APCCAS.2010.5774736",
language = "English",
isbn = "9781424474561",
pages = "284--287",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

}

TY - GEN

T1 - Design and simulation of a lumped element metal finger capacitor for RF-CMOS power splitters

AU - Uddin, M. J.

AU - Nordin, A. N.

AU - Ibrahimy, M. I.

AU - Ibne Reaz, Md. Mamun

PY - 2010

Y1 - 2010

N2 - Design, development and simulation results of an interdigitated metal-fingers capacitors in 0.18μm RF-CMOS technology that are exploiting both lateral and vertical metal-metal capacitances are presented. Two RF-CMOS capacitors are designed specifically for applications in a 2.45GHz power splitter circuit. Five metal RF-CMOS layers are used to design two capacitors of 1.39pF and 2.2pF, consisting of 101 and 105 metal fingers respectively. The real impedance obtained at the input is Z1 = 35.04Ω and Z 2 = 39.73Ω, while the insertion loss is S21 = 2.47dB. Return loss S11 and S22 are simulated as 4.042dB and 4.047dB respectively. Phase measurements of 110.9° and 101.2° are obtained for the input and output ports, indicating that the phase shift is not degraded too much due to the capacitor.

AB - Design, development and simulation results of an interdigitated metal-fingers capacitors in 0.18μm RF-CMOS technology that are exploiting both lateral and vertical metal-metal capacitances are presented. Two RF-CMOS capacitors are designed specifically for applications in a 2.45GHz power splitter circuit. Five metal RF-CMOS layers are used to design two capacitors of 1.39pF and 2.2pF, consisting of 101 and 105 metal fingers respectively. The real impedance obtained at the input is Z1 = 35.04Ω and Z 2 = 39.73Ω, while the insertion loss is S21 = 2.47dB. Return loss S11 and S22 are simulated as 4.042dB and 4.047dB respectively. Phase measurements of 110.9° and 101.2° are obtained for the input and output ports, indicating that the phase shift is not degraded too much due to the capacitor.

UR - http://www.scopus.com/inward/record.url?scp=79959263433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959263433&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2010.5774736

DO - 10.1109/APCCAS.2010.5774736

M3 - Conference contribution

AN - SCOPUS:79959263433

SN - 9781424474561

SP - 284

EP - 287

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

ER -