CUSPARC IP processor: Design, characterization and applications

Ezz El Din O Hussein, Shoukry I. Shams, Mohamed I. Ali, Amr A Z Suleiman, Khalid ElWazeer, Ehab A. Sobhy, Ahmad A I Ibrahim, Ahmed M G Ibrahim, Mohamed S. Khairy, Mohamed F. Fouda, Al Hussein A El-Shafie, Ahmed H M Hareedy, Elsayed A. Ahmed, Ahmed R. Zakaria, Khalid M. El-Galaind, Amr A. El Sherief, S. E D Habib

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, we introduce the design of an IP processor core code-named CUSPARC for Cairo university SPARC processor. This core is a 32 bit pipelined processor that conforms to SPARC v8 ISA. It is complete with 4 register windows, I and D caches, SRAM and flash memory controller, resolution hardware for the data and branch hazards, interrupts and exception handling, instructions to support I/O transfers, and two standard WISHBONE buses to support high speed and low speed IO transfers. The design was downloaded and tested on different FPGA platforms, in addition to 0.35μm and 0.13μm ASIC technologies. CUSPARC has a promising metric of 0.9663 DMIPS/MHz. A novel debugger tool was developed for validating CUSPARC. This tool facilitates the testing of the processor running complex software loads by invoking Mentor's MODELSIM simulator in the background while maintaining a "simulator-like" GUI in the foreground.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Microelectronics, ICM
Pages435-438
Number of pages4
DOIs
Publication statusPublished - 2010
Externally publishedYes
Event2010 International Conference on Microelectronics, ICM'10 - Cairo
Duration: 19 Dec 201022 Dec 2010

Other

Other2010 International Conference on Microelectronics, ICM'10
CityCairo
Period19/12/1022/12/10

Fingerprint

Simulators
Flash memory
Static random access storage
Application specific integrated circuits
Graphical user interfaces
Field programmable gate arrays (FPGA)
Hazards
Hardware
Controllers
Testing

Keywords

  • CUSPARC
  • IP processor
  • Processor design
  • SPARC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hussein, E. E. D. O., Shams, S. I., Ali, M. I., Suleiman, A. A. Z., ElWazeer, K., Sobhy, E. A., ... Habib, S. E. D. (2010). CUSPARC IP processor: Design, characterization and applications. In Proceedings of the International Conference on Microelectronics, ICM (pp. 435-438). [5696181] https://doi.org/10.1109/ICM.2010.5696181

CUSPARC IP processor : Design, characterization and applications. / Hussein, Ezz El Din O; Shams, Shoukry I.; Ali, Mohamed I.; Suleiman, Amr A Z; ElWazeer, Khalid; Sobhy, Ehab A.; Ibrahim, Ahmad A I; Ibrahim, Ahmed M G; Khairy, Mohamed S.; Fouda, Mohamed F.; El-Shafie, Al Hussein A; Hareedy, Ahmed H M; Ahmed, Elsayed A.; Zakaria, Ahmed R.; El-Galaind, Khalid M.; El Sherief, Amr A.; Habib, S. E D.

Proceedings of the International Conference on Microelectronics, ICM. 2010. p. 435-438 5696181.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hussein, EEDO, Shams, SI, Ali, MI, Suleiman, AAZ, ElWazeer, K, Sobhy, EA, Ibrahim, AAI, Ibrahim, AMG, Khairy, MS, Fouda, MF, El-Shafie, AHA, Hareedy, AHM, Ahmed, EA, Zakaria, AR, El-Galaind, KM, El Sherief, AA & Habib, SED 2010, CUSPARC IP processor: Design, characterization and applications. in Proceedings of the International Conference on Microelectronics, ICM., 5696181, pp. 435-438, 2010 International Conference on Microelectronics, ICM'10, Cairo, 19/12/10. https://doi.org/10.1109/ICM.2010.5696181
Hussein EEDO, Shams SI, Ali MI, Suleiman AAZ, ElWazeer K, Sobhy EA et al. CUSPARC IP processor: Design, characterization and applications. In Proceedings of the International Conference on Microelectronics, ICM. 2010. p. 435-438. 5696181 https://doi.org/10.1109/ICM.2010.5696181
Hussein, Ezz El Din O ; Shams, Shoukry I. ; Ali, Mohamed I. ; Suleiman, Amr A Z ; ElWazeer, Khalid ; Sobhy, Ehab A. ; Ibrahim, Ahmad A I ; Ibrahim, Ahmed M G ; Khairy, Mohamed S. ; Fouda, Mohamed F. ; El-Shafie, Al Hussein A ; Hareedy, Ahmed H M ; Ahmed, Elsayed A. ; Zakaria, Ahmed R. ; El-Galaind, Khalid M. ; El Sherief, Amr A. ; Habib, S. E D. / CUSPARC IP processor : Design, characterization and applications. Proceedings of the International Conference on Microelectronics, ICM. 2010. pp. 435-438
@inproceedings{26ece6d8688e4fca9ff816a6bc57460e,
title = "CUSPARC IP processor: Design, characterization and applications",
abstract = "In this paper, we introduce the design of an IP processor core code-named CUSPARC for Cairo university SPARC processor. This core is a 32 bit pipelined processor that conforms to SPARC v8 ISA. It is complete with 4 register windows, I and D caches, SRAM and flash memory controller, resolution hardware for the data and branch hazards, interrupts and exception handling, instructions to support I/O transfers, and two standard WISHBONE buses to support high speed and low speed IO transfers. The design was downloaded and tested on different FPGA platforms, in addition to 0.35μm and 0.13μm ASIC technologies. CUSPARC has a promising metric of 0.9663 DMIPS/MHz. A novel debugger tool was developed for validating CUSPARC. This tool facilitates the testing of the processor running complex software loads by invoking Mentor's MODELSIM simulator in the background while maintaining a {"}simulator-like{"} GUI in the foreground.",
keywords = "CUSPARC, IP processor, Processor design, SPARC",
author = "Hussein, {Ezz El Din O} and Shams, {Shoukry I.} and Ali, {Mohamed I.} and Suleiman, {Amr A Z} and Khalid ElWazeer and Sobhy, {Ehab A.} and Ibrahim, {Ahmad A I} and Ibrahim, {Ahmed M G} and Khairy, {Mohamed S.} and Fouda, {Mohamed F.} and El-Shafie, {Al Hussein A} and Hareedy, {Ahmed H M} and Ahmed, {Elsayed A.} and Zakaria, {Ahmed R.} and El-Galaind, {Khalid M.} and {El Sherief}, {Amr A.} and Habib, {S. E D}",
year = "2010",
doi = "10.1109/ICM.2010.5696181",
language = "English",
isbn = "9781612841519",
pages = "435--438",
booktitle = "Proceedings of the International Conference on Microelectronics, ICM",

}

TY - GEN

T1 - CUSPARC IP processor

T2 - Design, characterization and applications

AU - Hussein, Ezz El Din O

AU - Shams, Shoukry I.

AU - Ali, Mohamed I.

AU - Suleiman, Amr A Z

AU - ElWazeer, Khalid

AU - Sobhy, Ehab A.

AU - Ibrahim, Ahmad A I

AU - Ibrahim, Ahmed M G

AU - Khairy, Mohamed S.

AU - Fouda, Mohamed F.

AU - El-Shafie, Al Hussein A

AU - Hareedy, Ahmed H M

AU - Ahmed, Elsayed A.

AU - Zakaria, Ahmed R.

AU - El-Galaind, Khalid M.

AU - El Sherief, Amr A.

AU - Habib, S. E D

PY - 2010

Y1 - 2010

N2 - In this paper, we introduce the design of an IP processor core code-named CUSPARC for Cairo university SPARC processor. This core is a 32 bit pipelined processor that conforms to SPARC v8 ISA. It is complete with 4 register windows, I and D caches, SRAM and flash memory controller, resolution hardware for the data and branch hazards, interrupts and exception handling, instructions to support I/O transfers, and two standard WISHBONE buses to support high speed and low speed IO transfers. The design was downloaded and tested on different FPGA platforms, in addition to 0.35μm and 0.13μm ASIC technologies. CUSPARC has a promising metric of 0.9663 DMIPS/MHz. A novel debugger tool was developed for validating CUSPARC. This tool facilitates the testing of the processor running complex software loads by invoking Mentor's MODELSIM simulator in the background while maintaining a "simulator-like" GUI in the foreground.

AB - In this paper, we introduce the design of an IP processor core code-named CUSPARC for Cairo university SPARC processor. This core is a 32 bit pipelined processor that conforms to SPARC v8 ISA. It is complete with 4 register windows, I and D caches, SRAM and flash memory controller, resolution hardware for the data and branch hazards, interrupts and exception handling, instructions to support I/O transfers, and two standard WISHBONE buses to support high speed and low speed IO transfers. The design was downloaded and tested on different FPGA platforms, in addition to 0.35μm and 0.13μm ASIC technologies. CUSPARC has a promising metric of 0.9663 DMIPS/MHz. A novel debugger tool was developed for validating CUSPARC. This tool facilitates the testing of the processor running complex software loads by invoking Mentor's MODELSIM simulator in the background while maintaining a "simulator-like" GUI in the foreground.

KW - CUSPARC

KW - IP processor

KW - Processor design

KW - SPARC

UR - http://www.scopus.com/inward/record.url?scp=79951690873&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951690873&partnerID=8YFLogxK

U2 - 10.1109/ICM.2010.5696181

DO - 10.1109/ICM.2010.5696181

M3 - Conference contribution

AN - SCOPUS:79951690873

SN - 9781612841519

SP - 435

EP - 438

BT - Proceedings of the International Conference on Microelectronics, ICM

ER -