Cobalt silicide and titanium silicide effects on nano devices

H. A. Elgomati, Burhanuddin Yeop Majlis, F. Salehuddin, I. Ahmad, Azami Zaharim, F. A. Hamid

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

This paper describes growth process of the two silicide Sub-nanometer devices and the different effects of having cobalt silicide and titanium silicide on a Sub-nanometer CMOS devices. On the top of CMOS device gate, metal silicide is developed on-top of the polysilicon to produce an ohmic contact between the polysilicon and aluminum wire. The ohmic contact should be better compared to metal-polysilicon borders. This silicide has been widely used to reduce resistance of polysilicon gates. Metal silicides such as titanium silicide (TiSi 2), tungsten salicide (WSi 2), cobalt salicide (CoSi 2) andnickel salicide (NiSi 2) are widely used for this purpose. These metals react with polysilicon, to form metal silicide layer that possesses better physical and electrical properties to interface with aluminium. The silicide need to be optimally annealed in order to obtain a good ratio of metal silicide to silicon in the gate structure Titanium silicide is formed by depositing PVD Ti on silicon substrates followed by annealing process. Anneals were carried out in an N2 ambient and resulted in a thin TiN layer on the silicide surface. For cobalt cilicide, a CVD cobalt layer was deposited on-top silicon at 450C, and after annealing the structure, Co 2Si phase was formed. And at 800C the high resistivity CoSi phase formed. As we continued to increase the anneal temperature to 950C, CoSi 2 layer is formed. The high temperature required to form a silicide and the non existence of the Co 2Si phase are attributed to the oxide at the interface. It is found that cobalt silicide grew faster and deeper to the silicon, thus saving a lot of time and cost. The succeding experiments also show that cobalt silicide has better electrical properties such as sheet resistance, capacitance and electron mobility. The transistor fabrication process was simulated by using Silvaco ATHENA module and the resulting electrical characterization was simulated using ATLAS module.

Original languageEnglish
Title of host publication2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts
Pages282-285
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011 - Kota Kinabalu, Sabah
Duration: 28 Sep 201130 Sep 2011

Other

Other2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011
CityKota Kinabalu, Sabah
Period28/9/1130/9/11

Fingerprint

Cobalt
Polysilicon
Titanium
Metals
Silicon
Ohmic contacts
Electric properties
Annealing
Aluminum
Silicides
Electron mobility
Sheet resistance
Physical vapor deposition
Tungsten
Chemical vapor deposition
Transistors
Capacitance
Physical properties
Wire
Fabrication

Keywords

  • cobalt silicide
  • nanometer
  • NMOS
  • Silicide
  • titanium silicide

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Elgomati, H. A., Yeop Majlis, B., Salehuddin, F., Ahmad, I., Zaharim, A., & Hamid, F. A. (2011). Cobalt silicide and titanium silicide effects on nano devices. In 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts (pp. 282-285). [6088344] https://doi.org/10.1109/RSM.2011.6088344

Cobalt silicide and titanium silicide effects on nano devices. / Elgomati, H. A.; Yeop Majlis, Burhanuddin; Salehuddin, F.; Ahmad, I.; Zaharim, Azami; Hamid, F. A.

2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. p. 282-285 6088344.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Elgomati, HA, Yeop Majlis, B, Salehuddin, F, Ahmad, I, Zaharim, A & Hamid, FA 2011, Cobalt silicide and titanium silicide effects on nano devices. in 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts., 6088344, pp. 282-285, 2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011, Kota Kinabalu, Sabah, 28/9/11. https://doi.org/10.1109/RSM.2011.6088344
Elgomati HA, Yeop Majlis B, Salehuddin F, Ahmad I, Zaharim A, Hamid FA. Cobalt silicide and titanium silicide effects on nano devices. In 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. p. 282-285. 6088344 https://doi.org/10.1109/RSM.2011.6088344
Elgomati, H. A. ; Yeop Majlis, Burhanuddin ; Salehuddin, F. ; Ahmad, I. ; Zaharim, Azami ; Hamid, F. A. / Cobalt silicide and titanium silicide effects on nano devices. 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. pp. 282-285
@inproceedings{915319196a4f4793994c5efe67028220,
title = "Cobalt silicide and titanium silicide effects on nano devices",
abstract = "This paper describes growth process of the two silicide Sub-nanometer devices and the different effects of having cobalt silicide and titanium silicide on a Sub-nanometer CMOS devices. On the top of CMOS device gate, metal silicide is developed on-top of the polysilicon to produce an ohmic contact between the polysilicon and aluminum wire. The ohmic contact should be better compared to metal-polysilicon borders. This silicide has been widely used to reduce resistance of polysilicon gates. Metal silicides such as titanium silicide (TiSi 2), tungsten salicide (WSi 2), cobalt salicide (CoSi 2) andnickel salicide (NiSi 2) are widely used for this purpose. These metals react with polysilicon, to form metal silicide layer that possesses better physical and electrical properties to interface with aluminium. The silicide need to be optimally annealed in order to obtain a good ratio of metal silicide to silicon in the gate structure Titanium silicide is formed by depositing PVD Ti on silicon substrates followed by annealing process. Anneals were carried out in an N2 ambient and resulted in a thin TiN layer on the silicide surface. For cobalt cilicide, a CVD cobalt layer was deposited on-top silicon at 450C, and after annealing the structure, Co 2Si phase was formed. And at 800C the high resistivity CoSi phase formed. As we continued to increase the anneal temperature to 950C, CoSi 2 layer is formed. The high temperature required to form a silicide and the non existence of the Co 2Si phase are attributed to the oxide at the interface. It is found that cobalt silicide grew faster and deeper to the silicon, thus saving a lot of time and cost. The succeding experiments also show that cobalt silicide has better electrical properties such as sheet resistance, capacitance and electron mobility. The transistor fabrication process was simulated by using Silvaco ATHENA module and the resulting electrical characterization was simulated using ATLAS module.",
keywords = "cobalt silicide, nanometer, NMOS, Silicide, titanium silicide",
author = "Elgomati, {H. A.} and {Yeop Majlis}, Burhanuddin and F. Salehuddin and I. Ahmad and Azami Zaharim and Hamid, {F. A.}",
year = "2011",
doi = "10.1109/RSM.2011.6088344",
language = "English",
isbn = "9781612848464",
pages = "282--285",
booktitle = "2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts",

}

TY - GEN

T1 - Cobalt silicide and titanium silicide effects on nano devices

AU - Elgomati, H. A.

AU - Yeop Majlis, Burhanuddin

AU - Salehuddin, F.

AU - Ahmad, I.

AU - Zaharim, Azami

AU - Hamid, F. A.

PY - 2011

Y1 - 2011

N2 - This paper describes growth process of the two silicide Sub-nanometer devices and the different effects of having cobalt silicide and titanium silicide on a Sub-nanometer CMOS devices. On the top of CMOS device gate, metal silicide is developed on-top of the polysilicon to produce an ohmic contact between the polysilicon and aluminum wire. The ohmic contact should be better compared to metal-polysilicon borders. This silicide has been widely used to reduce resistance of polysilicon gates. Metal silicides such as titanium silicide (TiSi 2), tungsten salicide (WSi 2), cobalt salicide (CoSi 2) andnickel salicide (NiSi 2) are widely used for this purpose. These metals react with polysilicon, to form metal silicide layer that possesses better physical and electrical properties to interface with aluminium. The silicide need to be optimally annealed in order to obtain a good ratio of metal silicide to silicon in the gate structure Titanium silicide is formed by depositing PVD Ti on silicon substrates followed by annealing process. Anneals were carried out in an N2 ambient and resulted in a thin TiN layer on the silicide surface. For cobalt cilicide, a CVD cobalt layer was deposited on-top silicon at 450C, and after annealing the structure, Co 2Si phase was formed. And at 800C the high resistivity CoSi phase formed. As we continued to increase the anneal temperature to 950C, CoSi 2 layer is formed. The high temperature required to form a silicide and the non existence of the Co 2Si phase are attributed to the oxide at the interface. It is found that cobalt silicide grew faster and deeper to the silicon, thus saving a lot of time and cost. The succeding experiments also show that cobalt silicide has better electrical properties such as sheet resistance, capacitance and electron mobility. The transistor fabrication process was simulated by using Silvaco ATHENA module and the resulting electrical characterization was simulated using ATLAS module.

AB - This paper describes growth process of the two silicide Sub-nanometer devices and the different effects of having cobalt silicide and titanium silicide on a Sub-nanometer CMOS devices. On the top of CMOS device gate, metal silicide is developed on-top of the polysilicon to produce an ohmic contact between the polysilicon and aluminum wire. The ohmic contact should be better compared to metal-polysilicon borders. This silicide has been widely used to reduce resistance of polysilicon gates. Metal silicides such as titanium silicide (TiSi 2), tungsten salicide (WSi 2), cobalt salicide (CoSi 2) andnickel salicide (NiSi 2) are widely used for this purpose. These metals react with polysilicon, to form metal silicide layer that possesses better physical and electrical properties to interface with aluminium. The silicide need to be optimally annealed in order to obtain a good ratio of metal silicide to silicon in the gate structure Titanium silicide is formed by depositing PVD Ti on silicon substrates followed by annealing process. Anneals were carried out in an N2 ambient and resulted in a thin TiN layer on the silicide surface. For cobalt cilicide, a CVD cobalt layer was deposited on-top silicon at 450C, and after annealing the structure, Co 2Si phase was formed. And at 800C the high resistivity CoSi phase formed. As we continued to increase the anneal temperature to 950C, CoSi 2 layer is formed. The high temperature required to form a silicide and the non existence of the Co 2Si phase are attributed to the oxide at the interface. It is found that cobalt silicide grew faster and deeper to the silicon, thus saving a lot of time and cost. The succeding experiments also show that cobalt silicide has better electrical properties such as sheet resistance, capacitance and electron mobility. The transistor fabrication process was simulated by using Silvaco ATHENA module and the resulting electrical characterization was simulated using ATLAS module.

KW - cobalt silicide

KW - nanometer

KW - NMOS

KW - Silicide

KW - titanium silicide

UR - http://www.scopus.com/inward/record.url?scp=83755196481&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=83755196481&partnerID=8YFLogxK

U2 - 10.1109/RSM.2011.6088344

DO - 10.1109/RSM.2011.6088344

M3 - Conference contribution

SN - 9781612848464

SP - 282

EP - 285

BT - 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts

ER -