CMOS programmable divider for zigbee frequency synthesizer

Nesreen M H Ismail, Masuri Othman

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual- modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18-μm CMOS process, and voltage supply 1.8V.

    Original languageEnglish
    Title of host publication3rd International Conference on Signals, Circuits and Systems, SCS 2009
    DOIs
    Publication statusPublished - 2009
    Event3rd International Conference on Signals, Circuits and Systems, SCS 2009 - Medenine
    Duration: 6 Nov 20098 Nov 2009

    Other

    Other3rd International Conference on Signals, Circuits and Systems, SCS 2009
    CityMedenine
    Period6/11/098/11/09

    Fingerprint

    Frequency synthesizers
    Zigbee
    Phase locked loops
    Clocks
    Electric power utilization
    Electric potential

    Keywords

    • Integer N divider
    • Phase locked loop
    • Programmable divider
    • Zigbee

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Control and Systems Engineering
    • Electrical and Electronic Engineering

    Cite this

    Ismail, N. M. H., & Othman, M. (2009). CMOS programmable divider for zigbee frequency synthesizer. In 3rd International Conference on Signals, Circuits and Systems, SCS 2009 [5412594] https://doi.org/10.1109/ICSCS.2009.5412594

    CMOS programmable divider for zigbee frequency synthesizer. / Ismail, Nesreen M H; Othman, Masuri.

    3rd International Conference on Signals, Circuits and Systems, SCS 2009. 2009. 5412594.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ismail, NMH & Othman, M 2009, CMOS programmable divider for zigbee frequency synthesizer. in 3rd International Conference on Signals, Circuits and Systems, SCS 2009., 5412594, 3rd International Conference on Signals, Circuits and Systems, SCS 2009, Medenine, 6/11/09. https://doi.org/10.1109/ICSCS.2009.5412594
    Ismail NMH, Othman M. CMOS programmable divider for zigbee frequency synthesizer. In 3rd International Conference on Signals, Circuits and Systems, SCS 2009. 2009. 5412594 https://doi.org/10.1109/ICSCS.2009.5412594
    Ismail, Nesreen M H ; Othman, Masuri. / CMOS programmable divider for zigbee frequency synthesizer. 3rd International Conference on Signals, Circuits and Systems, SCS 2009. 2009.
    @inproceedings{2023cc69dd13491fbe4c23213100fdf7,
    title = "CMOS programmable divider for zigbee frequency synthesizer",
    abstract = "This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual- modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18-μm CMOS process, and voltage supply 1.8V.",
    keywords = "Integer N divider, Phase locked loop, Programmable divider, Zigbee",
    author = "Ismail, {Nesreen M H} and Masuri Othman",
    year = "2009",
    doi = "10.1109/ICSCS.2009.5412594",
    language = "English",
    isbn = "9781424443987",
    booktitle = "3rd International Conference on Signals, Circuits and Systems, SCS 2009",

    }

    TY - GEN

    T1 - CMOS programmable divider for zigbee frequency synthesizer

    AU - Ismail, Nesreen M H

    AU - Othman, Masuri

    PY - 2009

    Y1 - 2009

    N2 - This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual- modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18-μm CMOS process, and voltage supply 1.8V.

    AB - This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual- modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18-μm CMOS process, and voltage supply 1.8V.

    KW - Integer N divider

    KW - Phase locked loop

    KW - Programmable divider

    KW - Zigbee

    UR - http://www.scopus.com/inward/record.url?scp=77951440019&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77951440019&partnerID=8YFLogxK

    U2 - 10.1109/ICSCS.2009.5412594

    DO - 10.1109/ICSCS.2009.5412594

    M3 - Conference contribution

    AN - SCOPUS:77951440019

    SN - 9781424443987

    BT - 3rd International Conference on Signals, Circuits and Systems, SCS 2009

    ER -