CMOS programmable divider for zigbee frequency synthesizer

Nesreen Mahmoud Hammam Ismail, Masuri Othman

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    This paper presents a 4 bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18 CMOS process, voltage supply 1.8V, and consumes 0.7 mW.

    Original languageEnglish
    Title of host publication2009 4th International Design and Test Workshop, IDT 2009
    DOIs
    Publication statusPublished - 2009
    Event2009 4th International Design and Test Workshop, IDT 2009 - Riyadh
    Duration: 15 Nov 200917 Nov 2009

    Other

    Other2009 4th International Design and Test Workshop, IDT 2009
    CityRiyadh
    Period15/11/0917/11/09

    Fingerprint

    Frequency synthesizers
    Zigbee
    Phase locked loops
    Clocks
    Electric power utilization
    Electric potential

    Keywords

    • Integer N divider
    • Phase locked loop
    • Programmable divider
    • Zigbee

    ASJC Scopus subject areas

    • Computer Science(all)
    • Control and Systems Engineering

    Cite this

    Ismail, N. M. H., & Othman, M. (2009). CMOS programmable divider for zigbee frequency synthesizer. In 2009 4th International Design and Test Workshop, IDT 2009 [5404161] https://doi.org/10.1109/IDT.2009.5404161

    CMOS programmable divider for zigbee frequency synthesizer. / Ismail, Nesreen Mahmoud Hammam; Othman, Masuri.

    2009 4th International Design and Test Workshop, IDT 2009. 2009. 5404161.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ismail, NMH & Othman, M 2009, CMOS programmable divider for zigbee frequency synthesizer. in 2009 4th International Design and Test Workshop, IDT 2009., 5404161, 2009 4th International Design and Test Workshop, IDT 2009, Riyadh, 15/11/09. https://doi.org/10.1109/IDT.2009.5404161
    Ismail NMH, Othman M. CMOS programmable divider for zigbee frequency synthesizer. In 2009 4th International Design and Test Workshop, IDT 2009. 2009. 5404161 https://doi.org/10.1109/IDT.2009.5404161
    Ismail, Nesreen Mahmoud Hammam ; Othman, Masuri. / CMOS programmable divider for zigbee frequency synthesizer. 2009 4th International Design and Test Workshop, IDT 2009. 2009.
    @inproceedings{e54fda8640f94b83a295d272e3adbfa1,
    title = "CMOS programmable divider for zigbee frequency synthesizer",
    abstract = "This paper presents a 4 bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18 CMOS process, voltage supply 1.8V, and consumes 0.7 mW.",
    keywords = "Integer N divider, Phase locked loop, Programmable divider, Zigbee",
    author = "Ismail, {Nesreen Mahmoud Hammam} and Masuri Othman",
    year = "2009",
    doi = "10.1109/IDT.2009.5404161",
    language = "English",
    isbn = "9781424457489",
    booktitle = "2009 4th International Design and Test Workshop, IDT 2009",

    }

    TY - GEN

    T1 - CMOS programmable divider for zigbee frequency synthesizer

    AU - Ismail, Nesreen Mahmoud Hammam

    AU - Othman, Masuri

    PY - 2009

    Y1 - 2009

    N2 - This paper presents a 4 bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18 CMOS process, voltage supply 1.8V, and consumes 0.7 mW.

    AB - This paper presents a 4 bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18 CMOS process, voltage supply 1.8V, and consumes 0.7 mW.

    KW - Integer N divider

    KW - Phase locked loop

    KW - Programmable divider

    KW - Zigbee

    UR - http://www.scopus.com/inward/record.url?scp=77950378210&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77950378210&partnerID=8YFLogxK

    U2 - 10.1109/IDT.2009.5404161

    DO - 10.1109/IDT.2009.5404161

    M3 - Conference contribution

    AN - SCOPUS:77950378210

    SN - 9781424457489

    BT - 2009 4th International Design and Test Workshop, IDT 2009

    ER -