CMOS phase frequency detector for high speed applications

Nesreen M H Ismail, Masuri Othman

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Microelectronics, ICM
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages201-204
Number of pages4
ISBN (Print)9781424458165
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event21th International Conference on Microelectronics, ICM 2009 - Marrakech
Duration: 19 Dec 200922 Dec 2009

Other

Other21th International Conference on Microelectronics, ICM 2009
CityMarrakech
Period19/12/0922/12/09

Fingerprint

Clocks
Transistors
Electric power utilization
Switches
Pumps
Detectors
Electric potential

Keywords

  • Charge pump
  • High speed integrated circuits
  • Phase frequency detector
  • Phase locked loop

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ismail, N. M. H., & Othman, M. (2009). CMOS phase frequency detector for high speed applications. In Proceedings of the International Conference on Microelectronics, ICM (pp. 201-204). [5418651] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICM.2009.5418651

CMOS phase frequency detector for high speed applications. / Ismail, Nesreen M H; Othman, Masuri.

Proceedings of the International Conference on Microelectronics, ICM. Institute of Electrical and Electronics Engineers Inc., 2009. p. 201-204 5418651.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ismail, NMH & Othman, M 2009, CMOS phase frequency detector for high speed applications. in Proceedings of the International Conference on Microelectronics, ICM., 5418651, Institute of Electrical and Electronics Engineers Inc., pp. 201-204, 21th International Conference on Microelectronics, ICM 2009, Marrakech, 19/12/09. https://doi.org/10.1109/ICM.2009.5418651
Ismail NMH, Othman M. CMOS phase frequency detector for high speed applications. In Proceedings of the International Conference on Microelectronics, ICM. Institute of Electrical and Electronics Engineers Inc. 2009. p. 201-204. 5418651 https://doi.org/10.1109/ICM.2009.5418651
Ismail, Nesreen M H ; Othman, Masuri. / CMOS phase frequency detector for high speed applications. Proceedings of the International Conference on Microelectronics, ICM. Institute of Electrical and Electronics Engineers Inc., 2009. pp. 201-204
@inproceedings{033df36ccee348dbb597db86cf96de18,
title = "CMOS phase frequency detector for high speed applications",
abstract = "A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics.",
keywords = "Charge pump, High speed integrated circuits, Phase frequency detector, Phase locked loop",
author = "Ismail, {Nesreen M H} and Masuri Othman",
year = "2009",
doi = "10.1109/ICM.2009.5418651",
language = "English",
isbn = "9781424458165",
pages = "201--204",
booktitle = "Proceedings of the International Conference on Microelectronics, ICM",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - CMOS phase frequency detector for high speed applications

AU - Ismail, Nesreen M H

AU - Othman, Masuri

PY - 2009

Y1 - 2009

N2 - A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics.

AB - A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics.

KW - Charge pump

KW - High speed integrated circuits

KW - Phase frequency detector

KW - Phase locked loop

UR - http://www.scopus.com/inward/record.url?scp=77950310346&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950310346&partnerID=8YFLogxK

U2 - 10.1109/ICM.2009.5418651

DO - 10.1109/ICM.2009.5418651

M3 - Conference contribution

AN - SCOPUS:77950310346

SN - 9781424458165

SP - 201

EP - 204

BT - Proceedings of the International Conference on Microelectronics, ICM

PB - Institute of Electrical and Electronics Engineers Inc.

ER -