Bit swapping linear feedback shift register for low power application using 130nm complementary metal oxide semiconductor technology

N. Binti Mohd Hanib, F. Choong, Md. Mamun Ibne Reaz, N. Kamala, T. Badal

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three different architectures to enhance the feedback element used in BS-LFSR was explored. The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate design. The BS-LFSR was designed in Mentor Graphic - TSMC Design Kit Environment using 130nm complementary metal oxide semiconductor (CMOS) technology. The proposed 4-bit BS-LFSR achieved an active area of 1241.1588um2 and consumed only 53.8844nW with total power savings of 19.43%. The proposed design showed superiority when compared with the conventional LFSR and related work in reducing power dissipation and area.

Original languageEnglish
Pages (from-to)1126-1133
Number of pages8
JournalInternational Journal of Engineering, Transactions B: Applications
Volume30
Issue number8
DOIs
Publication statusPublished - 1 Aug 2017

Fingerprint

Shift registers
Feedback
Metals
Energy dissipation
Transistors
Oxide semiconductors
Leakage currents

Keywords

  • Bit Swapping Linear Feedback Shift Register
  • Low Power
  • Stacking Technique

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Bit swapping linear feedback shift register for low power application using 130nm complementary metal oxide semiconductor technology. / Hanib, N. Binti Mohd; Choong, F.; Ibne Reaz, Md. Mamun; Kamala, N.; Badal, T.

In: International Journal of Engineering, Transactions B: Applications, Vol. 30, No. 8, 01.08.2017, p. 1126-1133.

Research output: Contribution to journalArticle

@article{afc5cc6c9c1d4626890ca31703edabd4,
title = "Bit swapping linear feedback shift register for low power application using 130nm complementary metal oxide semiconductor technology",
abstract = "Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three different architectures to enhance the feedback element used in BS-LFSR was explored. The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate design. The BS-LFSR was designed in Mentor Graphic - TSMC Design Kit Environment using 130nm complementary metal oxide semiconductor (CMOS) technology. The proposed 4-bit BS-LFSR achieved an active area of 1241.1588um2 and consumed only 53.8844nW with total power savings of 19.43{\%}. The proposed design showed superiority when compared with the conventional LFSR and related work in reducing power dissipation and area.",
keywords = "Bit Swapping Linear Feedback Shift Register, Low Power, Stacking Technique",
author = "Hanib, {N. Binti Mohd} and F. Choong and {Ibne Reaz}, {Md. Mamun} and N. Kamala and T. Badal",
year = "2017",
month = "8",
day = "1",
doi = "10.5829/ije.2017.30.08b.03",
language = "English",
volume = "30",
pages = "1126--1133",
journal = "International Journal of Engineering, Transactions B: Applications",
issn = "1728-144X",
publisher = "Materials and Energy Research Center",
number = "8",

}

TY - JOUR

T1 - Bit swapping linear feedback shift register for low power application using 130nm complementary metal oxide semiconductor technology

AU - Hanib, N. Binti Mohd

AU - Choong, F.

AU - Ibne Reaz, Md. Mamun

AU - Kamala, N.

AU - Badal, T.

PY - 2017/8/1

Y1 - 2017/8/1

N2 - Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three different architectures to enhance the feedback element used in BS-LFSR was explored. The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate design. The BS-LFSR was designed in Mentor Graphic - TSMC Design Kit Environment using 130nm complementary metal oxide semiconductor (CMOS) technology. The proposed 4-bit BS-LFSR achieved an active area of 1241.1588um2 and consumed only 53.8844nW with total power savings of 19.43%. The proposed design showed superiority when compared with the conventional LFSR and related work in reducing power dissipation and area.

AB - Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three different architectures to enhance the feedback element used in BS-LFSR was explored. The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate design. The BS-LFSR was designed in Mentor Graphic - TSMC Design Kit Environment using 130nm complementary metal oxide semiconductor (CMOS) technology. The proposed 4-bit BS-LFSR achieved an active area of 1241.1588um2 and consumed only 53.8844nW with total power savings of 19.43%. The proposed design showed superiority when compared with the conventional LFSR and related work in reducing power dissipation and area.

KW - Bit Swapping Linear Feedback Shift Register

KW - Low Power

KW - Stacking Technique

UR - http://www.scopus.com/inward/record.url?scp=85036479228&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85036479228&partnerID=8YFLogxK

U2 - 10.5829/ije.2017.30.08b.03

DO - 10.5829/ije.2017.30.08b.03

M3 - Article

AN - SCOPUS:85036479228

VL - 30

SP - 1126

EP - 1133

JO - International Journal of Engineering, Transactions B: Applications

JF - International Journal of Engineering, Transactions B: Applications

SN - 1728-144X

IS - 8

ER -