Architecture of an ultra-low-power fully autonomous universal power conditioner of energy harvester for wireless sensor networks: A review

Yeo Kim Heng, Md. Shabiul Islam, P. Susthitha Menon N V Visvanathan, Shafii Abdul Wahab, Sawal Hamid Md Ali

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A fully autonomous Universal Power Conditioner (UPC) that can accept energy from any micro-energy harvester (e.g., photovoltaic, thermoelectric, electromagnetic, piezoelectric etc.) is proposed. Generally, UPC removes the need of multiple optimized source specific converters. But, the proposed UPC architecture will be Ultra-Low-Power (ULP) with maximized efficiency to support the low energy levels generated by harvesting sources. This UPC uses a universal source detection block consisting of source converter block, boost converter, storage unit and buck regulation. A voltage threshold block reduces the energy processing stage. A kick-start circuit enables self-starting operation. A power management block achieves efficiency in energy storage and charge cycles. The UPC will be modeled, designed and simulated in PSPICE. A behavioral model will be designed and simulated on Modelsim. The UPC will be realized on FPGA board, validated and analyzed in layout using 0.13 μm CMOS process technology. The expected result is a feasible arbitrary input source detector capable of 2-3 different sources with minimum 1 mW output power for WSN nodes or charging battery sets. The power converters are expected to consume 90% peak efficiency with input dc voltage at 0.02-5 V and output dc voltage from 0.5-5 V.

Original languageEnglish
Pages (from-to)326-334
Number of pages9
JournalAmerican Journal of Applied Sciences
Volume13
Issue number3
DOIs
Publication statusPublished - 28 Mar 2016

Fingerprint

Harvesters
Wireless sensor networks
Charging (batteries)
Electric potential
Power converters
SPICE
Threshold voltage
Energy storage
Electron energy levels
Field programmable gate arrays (FPGA)
Detectors
Networks (circuits)
Processing

Keywords

  • Energy harvesting chip
  • Power management
  • Ultra-Low-Power (ULP)
  • Universal Power Conditioner (UPC)
  • Universal source converter

ASJC Scopus subject areas

  • General

Cite this

Architecture of an ultra-low-power fully autonomous universal power conditioner of energy harvester for wireless sensor networks : A review. / Heng, Yeo Kim; Islam, Md. Shabiul; N V Visvanathan, P. Susthitha Menon; Wahab, Shafii Abdul; Md Ali, Sawal Hamid.

In: American Journal of Applied Sciences, Vol. 13, No. 3, 28.03.2016, p. 326-334.

Research output: Contribution to journalArticle

@article{776f0a48d01f4af0ac1a8959da91dbef,
title = "Architecture of an ultra-low-power fully autonomous universal power conditioner of energy harvester for wireless sensor networks: A review",
abstract = "A fully autonomous Universal Power Conditioner (UPC) that can accept energy from any micro-energy harvester (e.g., photovoltaic, thermoelectric, electromagnetic, piezoelectric etc.) is proposed. Generally, UPC removes the need of multiple optimized source specific converters. But, the proposed UPC architecture will be Ultra-Low-Power (ULP) with maximized efficiency to support the low energy levels generated by harvesting sources. This UPC uses a universal source detection block consisting of source converter block, boost converter, storage unit and buck regulation. A voltage threshold block reduces the energy processing stage. A kick-start circuit enables self-starting operation. A power management block achieves efficiency in energy storage and charge cycles. The UPC will be modeled, designed and simulated in PSPICE. A behavioral model will be designed and simulated on Modelsim. The UPC will be realized on FPGA board, validated and analyzed in layout using 0.13 μm CMOS process technology. The expected result is a feasible arbitrary input source detector capable of 2-3 different sources with minimum 1 mW output power for WSN nodes or charging battery sets. The power converters are expected to consume 90{\%} peak efficiency with input dc voltage at 0.02-5 V and output dc voltage from 0.5-5 V.",
keywords = "Energy harvesting chip, Power management, Ultra-Low-Power (ULP), Universal Power Conditioner (UPC), Universal source converter",
author = "Heng, {Yeo Kim} and Islam, {Md. Shabiul} and {N V Visvanathan}, {P. Susthitha Menon} and Wahab, {Shafii Abdul} and {Md Ali}, {Sawal Hamid}",
year = "2016",
month = "3",
day = "28",
doi = "10.3844/ajassp.2016.326.334",
language = "English",
volume = "13",
pages = "326--334",
journal = "American Journal of Applied Sciences",
issn = "1546-9239",
publisher = "Science Publications",
number = "3",

}

TY - JOUR

T1 - Architecture of an ultra-low-power fully autonomous universal power conditioner of energy harvester for wireless sensor networks

T2 - A review

AU - Heng, Yeo Kim

AU - Islam, Md. Shabiul

AU - N V Visvanathan, P. Susthitha Menon

AU - Wahab, Shafii Abdul

AU - Md Ali, Sawal Hamid

PY - 2016/3/28

Y1 - 2016/3/28

N2 - A fully autonomous Universal Power Conditioner (UPC) that can accept energy from any micro-energy harvester (e.g., photovoltaic, thermoelectric, electromagnetic, piezoelectric etc.) is proposed. Generally, UPC removes the need of multiple optimized source specific converters. But, the proposed UPC architecture will be Ultra-Low-Power (ULP) with maximized efficiency to support the low energy levels generated by harvesting sources. This UPC uses a universal source detection block consisting of source converter block, boost converter, storage unit and buck regulation. A voltage threshold block reduces the energy processing stage. A kick-start circuit enables self-starting operation. A power management block achieves efficiency in energy storage and charge cycles. The UPC will be modeled, designed and simulated in PSPICE. A behavioral model will be designed and simulated on Modelsim. The UPC will be realized on FPGA board, validated and analyzed in layout using 0.13 μm CMOS process technology. The expected result is a feasible arbitrary input source detector capable of 2-3 different sources with minimum 1 mW output power for WSN nodes or charging battery sets. The power converters are expected to consume 90% peak efficiency with input dc voltage at 0.02-5 V and output dc voltage from 0.5-5 V.

AB - A fully autonomous Universal Power Conditioner (UPC) that can accept energy from any micro-energy harvester (e.g., photovoltaic, thermoelectric, electromagnetic, piezoelectric etc.) is proposed. Generally, UPC removes the need of multiple optimized source specific converters. But, the proposed UPC architecture will be Ultra-Low-Power (ULP) with maximized efficiency to support the low energy levels generated by harvesting sources. This UPC uses a universal source detection block consisting of source converter block, boost converter, storage unit and buck regulation. A voltage threshold block reduces the energy processing stage. A kick-start circuit enables self-starting operation. A power management block achieves efficiency in energy storage and charge cycles. The UPC will be modeled, designed and simulated in PSPICE. A behavioral model will be designed and simulated on Modelsim. The UPC will be realized on FPGA board, validated and analyzed in layout using 0.13 μm CMOS process technology. The expected result is a feasible arbitrary input source detector capable of 2-3 different sources with minimum 1 mW output power for WSN nodes or charging battery sets. The power converters are expected to consume 90% peak efficiency with input dc voltage at 0.02-5 V and output dc voltage from 0.5-5 V.

KW - Energy harvesting chip

KW - Power management

KW - Ultra-Low-Power (ULP)

KW - Universal Power Conditioner (UPC)

KW - Universal source converter

UR - http://www.scopus.com/inward/record.url?scp=84962746307&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962746307&partnerID=8YFLogxK

U2 - 10.3844/ajassp.2016.326.334

DO - 10.3844/ajassp.2016.326.334

M3 - Article

AN - SCOPUS:84962746307

VL - 13

SP - 326

EP - 334

JO - American Journal of Applied Sciences

JF - American Journal of Applied Sciences

SN - 1546-9239

IS - 3

ER -