Analysis of results obtained with a new proposed low area low power high speed fixed point adder

Mohamed Al Mahdi Eshtawie, Saleh Hussin Salem Hussin, Masuri Othman

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Integer addition is one of the most important operations in digital computers digital signal processing and. In fact the speed of adders affects the speed and performance of their processors. In digital signal processing, multiply and accumulate (MAC) unit plays an important role when designing digital filters. However, this role is doubled when multiplierless techniques such as distributed arithmetic (DA) are applied. In such techniques, the addition operation is the main scale when specifying some of the design parameters such as operation speed, design area, and the power consumed. This paper discusses the results obtained from the design analyzer for the proposed addition circuit together with the results obtained for the two most common adders i.e. the carry lookahead adder (CLA) and the ripple carry adder (RCA). The results obtained for the three different adders show that the proposed addition circuit has lowest area, lowest power consumption. On the other hand, the proposed adder has an operation speed higher than the RCA and a very close to the speed of the CLA. it is worth to mention here that the proposed design is based on the concept of applying a set of if-then rules. This set of rules calculates the out sum and carry in human-like way of processing.

    Original languageEnglish
    Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
    Pages127-130
    Number of pages4
    DOIs
    Publication statusPublished - 2010
    Event2010 IEEE International Conference on Semiconductor Electronics, ICSE 2010 - Melaka
    Duration: 28 Jun 201030 Jun 2010

    Other

    Other2010 IEEE International Conference on Semiconductor Electronics, ICSE 2010
    CityMelaka
    Period28/6/1030/6/10

    Fingerprint

    Adders
    Digital signal processing
    Networks (circuits)
    Digital computers
    Digital filters
    Electric power utilization
    Processing

    Keywords

    • Carry lookahead adder
    • Computation time
    • Design analyzer
    • Proposed design

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Eshtawie, M. A. M., Salem Hussin, S. H., & Othman, M. (2010). Analysis of results obtained with a new proposed low area low power high speed fixed point adder. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 127-130). [5549387] https://doi.org/10.1109/SMELEC.2010.5549387

    Analysis of results obtained with a new proposed low area low power high speed fixed point adder. / Eshtawie, Mohamed Al Mahdi; Salem Hussin, Saleh Hussin; Othman, Masuri.

    IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2010. p. 127-130 5549387.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Eshtawie, MAM, Salem Hussin, SH & Othman, M 2010, Analysis of results obtained with a new proposed low area low power high speed fixed point adder. in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 5549387, pp. 127-130, 2010 IEEE International Conference on Semiconductor Electronics, ICSE 2010, Melaka, 28/6/10. https://doi.org/10.1109/SMELEC.2010.5549387
    Eshtawie MAM, Salem Hussin SH, Othman M. Analysis of results obtained with a new proposed low area low power high speed fixed point adder. In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2010. p. 127-130. 5549387 https://doi.org/10.1109/SMELEC.2010.5549387
    Eshtawie, Mohamed Al Mahdi ; Salem Hussin, Saleh Hussin ; Othman, Masuri. / Analysis of results obtained with a new proposed low area low power high speed fixed point adder. IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. 2010. pp. 127-130
    @inproceedings{71575a827a4543459ae523a183af4583,
    title = "Analysis of results obtained with a new proposed low area low power high speed fixed point adder",
    abstract = "Integer addition is one of the most important operations in digital computers digital signal processing and. In fact the speed of adders affects the speed and performance of their processors. In digital signal processing, multiply and accumulate (MAC) unit plays an important role when designing digital filters. However, this role is doubled when multiplierless techniques such as distributed arithmetic (DA) are applied. In such techniques, the addition operation is the main scale when specifying some of the design parameters such as operation speed, design area, and the power consumed. This paper discusses the results obtained from the design analyzer for the proposed addition circuit together with the results obtained for the two most common adders i.e. the carry lookahead adder (CLA) and the ripple carry adder (RCA). The results obtained for the three different adders show that the proposed addition circuit has lowest area, lowest power consumption. On the other hand, the proposed adder has an operation speed higher than the RCA and a very close to the speed of the CLA. it is worth to mention here that the proposed design is based on the concept of applying a set of if-then rules. This set of rules calculates the out sum and carry in human-like way of processing.",
    keywords = "Carry lookahead adder, Computation time, Design analyzer, Proposed design",
    author = "Eshtawie, {Mohamed Al Mahdi} and {Salem Hussin}, {Saleh Hussin} and Masuri Othman",
    year = "2010",
    doi = "10.1109/SMELEC.2010.5549387",
    language = "English",
    isbn = "9781424466092",
    pages = "127--130",
    booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",

    }

    TY - GEN

    T1 - Analysis of results obtained with a new proposed low area low power high speed fixed point adder

    AU - Eshtawie, Mohamed Al Mahdi

    AU - Salem Hussin, Saleh Hussin

    AU - Othman, Masuri

    PY - 2010

    Y1 - 2010

    N2 - Integer addition is one of the most important operations in digital computers digital signal processing and. In fact the speed of adders affects the speed and performance of their processors. In digital signal processing, multiply and accumulate (MAC) unit plays an important role when designing digital filters. However, this role is doubled when multiplierless techniques such as distributed arithmetic (DA) are applied. In such techniques, the addition operation is the main scale when specifying some of the design parameters such as operation speed, design area, and the power consumed. This paper discusses the results obtained from the design analyzer for the proposed addition circuit together with the results obtained for the two most common adders i.e. the carry lookahead adder (CLA) and the ripple carry adder (RCA). The results obtained for the three different adders show that the proposed addition circuit has lowest area, lowest power consumption. On the other hand, the proposed adder has an operation speed higher than the RCA and a very close to the speed of the CLA. it is worth to mention here that the proposed design is based on the concept of applying a set of if-then rules. This set of rules calculates the out sum and carry in human-like way of processing.

    AB - Integer addition is one of the most important operations in digital computers digital signal processing and. In fact the speed of adders affects the speed and performance of their processors. In digital signal processing, multiply and accumulate (MAC) unit plays an important role when designing digital filters. However, this role is doubled when multiplierless techniques such as distributed arithmetic (DA) are applied. In such techniques, the addition operation is the main scale when specifying some of the design parameters such as operation speed, design area, and the power consumed. This paper discusses the results obtained from the design analyzer for the proposed addition circuit together with the results obtained for the two most common adders i.e. the carry lookahead adder (CLA) and the ripple carry adder (RCA). The results obtained for the three different adders show that the proposed addition circuit has lowest area, lowest power consumption. On the other hand, the proposed adder has an operation speed higher than the RCA and a very close to the speed of the CLA. it is worth to mention here that the proposed design is based on the concept of applying a set of if-then rules. This set of rules calculates the out sum and carry in human-like way of processing.

    KW - Carry lookahead adder

    KW - Computation time

    KW - Design analyzer

    KW - Proposed design

    UR - http://www.scopus.com/inward/record.url?scp=77957599917&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77957599917&partnerID=8YFLogxK

    U2 - 10.1109/SMELEC.2010.5549387

    DO - 10.1109/SMELEC.2010.5549387

    M3 - Conference contribution

    SN - 9781424466092

    SP - 127

    EP - 130

    BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

    ER -