An efficient FPGA based prototyping platform for MIMO decoding

Mostafa Wasiuddin Numan, Norbahiah Misran, Mohammad Tariqul Islam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Multiple-input multiple-output (MIMO) has emerged as a generic technique that promises to be a strong contender for 4G wireless systems. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. This paper proposes an efficient hardware prototype for MIMO decoding that utilizes the resources of the device by adopting the technique of parallelism. The decoder is designed and implemented as a part of MIMO testbed on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The decoder is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

Original languageEnglish
Title of host publication2009 International Conference on Space Science and Communication, IconSpace - Proceedings
Pages47-50
Number of pages4
DOIs
Publication statusPublished - 10 Dec 2009
Event2009 International Conference on Space Science and Communication, IconSpace - Port Dickson, Negeri Sembilan
Duration: 26 Oct 200927 Oct 2009

Other

Other2009 International Conference on Space Science and Communication, IconSpace
CityPort Dickson, Negeri Sembilan
Period26/10/0927/10/09

Fingerprint

hardware
Decoding
Field programmable gate arrays (FPGA)
Hardware
Testbeds
Systems analysis
Testing
resources

Keywords

  • Alamouti
  • FPGA
  • MIMO
  • Testbed

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Aerospace Engineering
  • Electrical and Electronic Engineering
  • Communication

Cite this

Numan, M. W., Misran, N., & Islam, M. T. (2009). An efficient FPGA based prototyping platform for MIMO decoding. In 2009 International Conference on Space Science and Communication, IconSpace - Proceedings (pp. 47-50). [5352671] https://doi.org/10.1109/ICONSPACE.2009.5352671

An efficient FPGA based prototyping platform for MIMO decoding. / Numan, Mostafa Wasiuddin; Misran, Norbahiah; Islam, Mohammad Tariqul.

2009 International Conference on Space Science and Communication, IconSpace - Proceedings. 2009. p. 47-50 5352671.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Numan, MW, Misran, N & Islam, MT 2009, An efficient FPGA based prototyping platform for MIMO decoding. in 2009 International Conference on Space Science and Communication, IconSpace - Proceedings., 5352671, pp. 47-50, 2009 International Conference on Space Science and Communication, IconSpace, Port Dickson, Negeri Sembilan, 26/10/09. https://doi.org/10.1109/ICONSPACE.2009.5352671
Numan MW, Misran N, Islam MT. An efficient FPGA based prototyping platform for MIMO decoding. In 2009 International Conference on Space Science and Communication, IconSpace - Proceedings. 2009. p. 47-50. 5352671 https://doi.org/10.1109/ICONSPACE.2009.5352671
Numan, Mostafa Wasiuddin ; Misran, Norbahiah ; Islam, Mohammad Tariqul. / An efficient FPGA based prototyping platform for MIMO decoding. 2009 International Conference on Space Science and Communication, IconSpace - Proceedings. 2009. pp. 47-50
@inproceedings{cc4268119f8941a88e3f293c1be183de,
title = "An efficient FPGA based prototyping platform for MIMO decoding",
abstract = "Multiple-input multiple-output (MIMO) has emerged as a generic technique that promises to be a strong contender for 4G wireless systems. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. This paper proposes an efficient hardware prototype for MIMO decoding that utilizes the resources of the device by adopting the technique of parallelism. The decoder is designed and implemented as a part of MIMO testbed on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The decoder is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.",
keywords = "Alamouti, FPGA, MIMO, Testbed",
author = "Numan, {Mostafa Wasiuddin} and Norbahiah Misran and Islam, {Mohammad Tariqul}",
year = "2009",
month = "12",
day = "10",
doi = "10.1109/ICONSPACE.2009.5352671",
language = "English",
isbn = "9781424449569",
pages = "47--50",
booktitle = "2009 International Conference on Space Science and Communication, IconSpace - Proceedings",

}

TY - GEN

T1 - An efficient FPGA based prototyping platform for MIMO decoding

AU - Numan, Mostafa Wasiuddin

AU - Misran, Norbahiah

AU - Islam, Mohammad Tariqul

PY - 2009/12/10

Y1 - 2009/12/10

N2 - Multiple-input multiple-output (MIMO) has emerged as a generic technique that promises to be a strong contender for 4G wireless systems. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. This paper proposes an efficient hardware prototype for MIMO decoding that utilizes the resources of the device by adopting the technique of parallelism. The decoder is designed and implemented as a part of MIMO testbed on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The decoder is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

AB - Multiple-input multiple-output (MIMO) has emerged as a generic technique that promises to be a strong contender for 4G wireless systems. Even with extensive research on the design of transmission and reception algorithms, little is known about the complexity of hardware implementation. This paper proposes an efficient hardware prototype for MIMO decoding that utilizes the resources of the device by adopting the technique of parallelism. The decoder is designed and implemented as a part of MIMO testbed on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The decoder is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

KW - Alamouti

KW - FPGA

KW - MIMO

KW - Testbed

UR - http://www.scopus.com/inward/record.url?scp=76249107675&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=76249107675&partnerID=8YFLogxK

U2 - 10.1109/ICONSPACE.2009.5352671

DO - 10.1109/ICONSPACE.2009.5352671

M3 - Conference contribution

SN - 9781424449569

SP - 47

EP - 50

BT - 2009 International Conference on Space Science and Communication, IconSpace - Proceedings

ER -