An efficient FPGA-based hardware implementation of MIMO wireless systems

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Emerging multiple-input multiple-output (MIMO) systems are regarded to play a key role in 4G wireless systems in order to achieve higher data rate while maximizing spectral efficiency. This paper presents a proficient hardware realization of MIMO systems that is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. The MIMO encoder implementation is straight forward; however, the decoder implementation is little more complex as it requires resource utilization. The hardware, presented in this paper, utilizes the resources by adopting the technique of parallelism. A comprehensive explanation of the complete design process is provided, including a highlight on the tools used in its development. The results are obtained for 2×2 MIMO system for encoding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

Original languageEnglish
Title of host publication2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010
Pages152-156
Number of pages5
Publication statusPublished - 2010
Event2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010 - Newcastle upon Tyne
Duration: 21 Jul 201023 Jul 2010

Other

Other2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010
CityNewcastle upon Tyne
Period21/7/1023/7/10

Fingerprint

Field programmable gate arrays (FPGA)
Hardware
Decoding
Transmitters
Systems analysis
Testing

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Signal Processing

Cite this

Numan, M. W., Islam, M. T., & Misran, N. (2010). An efficient FPGA-based hardware implementation of MIMO wireless systems. In 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010 (pp. 152-156). [5580442]

An efficient FPGA-based hardware implementation of MIMO wireless systems. / Numan, M. W.; Islam, Mohammad Tariqul; Misran, Norbahiah.

2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010. 2010. p. 152-156 5580442.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Numan, MW, Islam, MT & Misran, N 2010, An efficient FPGA-based hardware implementation of MIMO wireless systems. in 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010., 5580442, pp. 152-156, 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010, Newcastle upon Tyne, 21/7/10.
Numan MW, Islam MT, Misran N. An efficient FPGA-based hardware implementation of MIMO wireless systems. In 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010. 2010. p. 152-156. 5580442
Numan, M. W. ; Islam, Mohammad Tariqul ; Misran, Norbahiah. / An efficient FPGA-based hardware implementation of MIMO wireless systems. 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010. 2010. pp. 152-156
@inproceedings{6fa559aac4704ff1891c0528ba944260,
title = "An efficient FPGA-based hardware implementation of MIMO wireless systems",
abstract = "Emerging multiple-input multiple-output (MIMO) systems are regarded to play a key role in 4G wireless systems in order to achieve higher data rate while maximizing spectral efficiency. This paper presents a proficient hardware realization of MIMO systems that is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. The MIMO encoder implementation is straight forward; however, the decoder implementation is little more complex as it requires resource utilization. The hardware, presented in this paper, utilizes the resources by adopting the technique of parallelism. A comprehensive explanation of the complete design process is provided, including a highlight on the tools used in its development. The results are obtained for 2×2 MIMO system for encoding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.",
author = "Numan, {M. W.} and Islam, {Mohammad Tariqul} and Norbahiah Misran",
year = "2010",
language = "English",
isbn = "9781861353696",
pages = "152--156",
booktitle = "2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010",

}

TY - GEN

T1 - An efficient FPGA-based hardware implementation of MIMO wireless systems

AU - Numan, M. W.

AU - Islam, Mohammad Tariqul

AU - Misran, Norbahiah

PY - 2010

Y1 - 2010

N2 - Emerging multiple-input multiple-output (MIMO) systems are regarded to play a key role in 4G wireless systems in order to achieve higher data rate while maximizing spectral efficiency. This paper presents a proficient hardware realization of MIMO systems that is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. The MIMO encoder implementation is straight forward; however, the decoder implementation is little more complex as it requires resource utilization. The hardware, presented in this paper, utilizes the resources by adopting the technique of parallelism. A comprehensive explanation of the complete design process is provided, including a highlight on the tools used in its development. The results are obtained for 2×2 MIMO system for encoding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

AB - Emerging multiple-input multiple-output (MIMO) systems are regarded to play a key role in 4G wireless systems in order to achieve higher data rate while maximizing spectral efficiency. This paper presents a proficient hardware realization of MIMO systems that is designed and implemented on a Xilinx Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. The MIMO encoder implementation is straight forward; however, the decoder implementation is little more complex as it requires resource utilization. The hardware, presented in this paper, utilizes the resources by adopting the technique of parallelism. A comprehensive explanation of the complete design process is provided, including a highlight on the tools used in its development. The results are obtained for 2×2 MIMO system for encoding and decoding at the transmitter and the receiver. The system is developed based on modular design which simplifies system design, eases hardware update and facilitates testing the various modules in an independent manner.

UR - http://www.scopus.com/inward/record.url?scp=78149254870&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78149254870&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:78149254870

SN - 9781861353696

SP - 152

EP - 156

BT - 2010 7th International Symposium on Communication Systems, Networks and Digital Signal Processing, CSNDSP 2010

ER -