An efficient first order sigma delta modulator design

Nowshad Amin, Goh Chit Guan, Ibrahim Ahmad

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

Original languageEnglish
Title of host publicationCanadian Conference on Electrical and Computer Engineering
Pages29-32
Number of pages4
DOIs
Publication statusPublished - 2008
EventIEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008 - Niagara Falls, ON
Duration: 4 May 20087 May 2008

Other

OtherIEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008
CityNiagara Falls, ON
Period4/5/087/5/08

Fingerprint

Modulators
Operational amplifiers
Bandwidth
Thermal noise
Networks (circuits)
Circuit simulation
SPICE
Jitter
Clocks
Signal to noise ratio
Switches

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Amin, N., Guan, G. C., & Ahmad, I. (2008). An efficient first order sigma delta modulator design. In Canadian Conference on Electrical and Computer Engineering (pp. 29-32). [4564489] https://doi.org/10.1109/CCECE.2008.4564489

An efficient first order sigma delta modulator design. / Amin, Nowshad; Guan, Goh Chit; Ahmad, Ibrahim.

Canadian Conference on Electrical and Computer Engineering. 2008. p. 29-32 4564489.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Amin, N, Guan, GC & Ahmad, I 2008, An efficient first order sigma delta modulator design. in Canadian Conference on Electrical and Computer Engineering., 4564489, pp. 29-32, IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008, Niagara Falls, ON, 4/5/08. https://doi.org/10.1109/CCECE.2008.4564489
Amin N, Guan GC, Ahmad I. An efficient first order sigma delta modulator design. In Canadian Conference on Electrical and Computer Engineering. 2008. p. 29-32. 4564489 https://doi.org/10.1109/CCECE.2008.4564489
Amin, Nowshad ; Guan, Goh Chit ; Ahmad, Ibrahim. / An efficient first order sigma delta modulator design. Canadian Conference on Electrical and Computer Engineering. 2008. pp. 29-32
@inproceedings{4f8b557999c5422da3ae1a788a36ef1d,
title = "An efficient first order sigma delta modulator design",
abstract = "An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.",
author = "Nowshad Amin and Guan, {Goh Chit} and Ibrahim Ahmad",
year = "2008",
doi = "10.1109/CCECE.2008.4564489",
language = "English",
isbn = "9781424416431",
pages = "29--32",
booktitle = "Canadian Conference on Electrical and Computer Engineering",

}

TY - GEN

T1 - An efficient first order sigma delta modulator design

AU - Amin, Nowshad

AU - Guan, Goh Chit

AU - Ahmad, Ibrahim

PY - 2008

Y1 - 2008

N2 - An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

AB - An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

UR - http://www.scopus.com/inward/record.url?scp=51849092680&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51849092680&partnerID=8YFLogxK

U2 - 10.1109/CCECE.2008.4564489

DO - 10.1109/CCECE.2008.4564489

M3 - Conference contribution

AN - SCOPUS:51849092680

SN - 9781424416431

SP - 29

EP - 32

BT - Canadian Conference on Electrical and Computer Engineering

ER -