A simulation study of thickness effect in performance of double lateral gate junctionless transistors

Farhad Larki, Arash Dehzangi, M. N. Hamidon, Sawal Hamid Md Ali, Azman Jalar @ Jalil, Md. Shabiul Islam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behavior based on variation of the carriers density and recombination rates of the carriers. As the channel thickness is decreased, the amount of bulk neutral channel getting smaller which cause a decrease in the on state current. Meanwhile, the lateral gate influence on the channel is reinforced, which cause a decrease in leakage current in the off state. Threshold voltage is decreased as the channel thickness decreases. However, the recombination rate of carriers increases with decreasing the channel thickness, due to the accumulation of minority carries and shifted to the source side of the channel.

Original languageEnglish
Title of host publicationProceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics
Pages89-92
Number of pages4
DOIs
Publication statusPublished - 2013
Event2013 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2013 - Langkawi
Duration: 25 Sep 201327 Sep 2013

Other

Other2013 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2013
CityLangkawi
Period25/9/1327/9/13

Fingerprint

Threshold voltage
Transistors
Gates (transistor)
Leakage currents
Carrier concentration
Computer simulation

Keywords

  • Junctionless transistor
  • lateral gate
  • TCAD simulation
  • thickness effect

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Larki, F., Dehzangi, A., Hamidon, M. N., Md Ali, S. H., Jalar @ Jalil, A., & Islam, M. S. (2013). A simulation study of thickness effect in performance of double lateral gate junctionless transistors. In Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics (pp. 89-92). [6706480] https://doi.org/10.1109/RSM.2013.6706480

A simulation study of thickness effect in performance of double lateral gate junctionless transistors. / Larki, Farhad; Dehzangi, Arash; Hamidon, M. N.; Md Ali, Sawal Hamid; Jalar @ Jalil, Azman; Islam, Md. Shabiul.

Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics. 2013. p. 89-92 6706480.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Larki, F, Dehzangi, A, Hamidon, MN, Md Ali, SH, Jalar @ Jalil, A & Islam, MS 2013, A simulation study of thickness effect in performance of double lateral gate junctionless transistors. in Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics., 6706480, pp. 89-92, 2013 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2013, Langkawi, 25/9/13. https://doi.org/10.1109/RSM.2013.6706480
Larki F, Dehzangi A, Hamidon MN, Md Ali SH, Jalar @ Jalil A, Islam MS. A simulation study of thickness effect in performance of double lateral gate junctionless transistors. In Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics. 2013. p. 89-92. 6706480 https://doi.org/10.1109/RSM.2013.6706480
Larki, Farhad ; Dehzangi, Arash ; Hamidon, M. N. ; Md Ali, Sawal Hamid ; Jalar @ Jalil, Azman ; Islam, Md. Shabiul. / A simulation study of thickness effect in performance of double lateral gate junctionless transistors. Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics. 2013. pp. 89-92
@inproceedings{5b863393ce9b45dcbff04ca02feb968a,
title = "A simulation study of thickness effect in performance of double lateral gate junctionless transistors",
abstract = "The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behavior based on variation of the carriers density and recombination rates of the carriers. As the channel thickness is decreased, the amount of bulk neutral channel getting smaller which cause a decrease in the on state current. Meanwhile, the lateral gate influence on the channel is reinforced, which cause a decrease in leakage current in the off state. Threshold voltage is decreased as the channel thickness decreases. However, the recombination rate of carriers increases with decreasing the channel thickness, due to the accumulation of minority carries and shifted to the source side of the channel.",
keywords = "Junctionless transistor, lateral gate, TCAD simulation, thickness effect",
author = "Farhad Larki and Arash Dehzangi and Hamidon, {M. N.} and {Md Ali}, {Sawal Hamid} and {Jalar @ Jalil}, Azman and Islam, {Md. Shabiul}",
year = "2013",
doi = "10.1109/RSM.2013.6706480",
language = "English",
isbn = "9781479911837",
pages = "89--92",
booktitle = "Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics",

}

TY - GEN

T1 - A simulation study of thickness effect in performance of double lateral gate junctionless transistors

AU - Larki, Farhad

AU - Dehzangi, Arash

AU - Hamidon, M. N.

AU - Md Ali, Sawal Hamid

AU - Jalar @ Jalil, Azman

AU - Islam, Md. Shabiul

PY - 2013

Y1 - 2013

N2 - The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behavior based on variation of the carriers density and recombination rates of the carriers. As the channel thickness is decreased, the amount of bulk neutral channel getting smaller which cause a decrease in the on state current. Meanwhile, the lateral gate influence on the channel is reinforced, which cause a decrease in leakage current in the off state. Threshold voltage is decreased as the channel thickness decreases. However, the recombination rate of carriers increases with decreasing the channel thickness, due to the accumulation of minority carries and shifted to the source side of the channel.

AB - The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behavior based on variation of the carriers density and recombination rates of the carriers. As the channel thickness is decreased, the amount of bulk neutral channel getting smaller which cause a decrease in the on state current. Meanwhile, the lateral gate influence on the channel is reinforced, which cause a decrease in leakage current in the off state. Threshold voltage is decreased as the channel thickness decreases. However, the recombination rate of carriers increases with decreasing the channel thickness, due to the accumulation of minority carries and shifted to the source side of the channel.

KW - Junctionless transistor

KW - lateral gate

KW - TCAD simulation

KW - thickness effect

UR - http://www.scopus.com/inward/record.url?scp=84893533779&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893533779&partnerID=8YFLogxK

U2 - 10.1109/RSM.2013.6706480

DO - 10.1109/RSM.2013.6706480

M3 - Conference contribution

AN - SCOPUS:84893533779

SN - 9781479911837

SP - 89

EP - 92

BT - Proceedings - RSM 2013: 2013 IEEE Regional Symposium on Micro and Nano Electronics

ER -