A simple CMOS PFD for high speed applications

Nesreen Ismail, Masuri Othman

    Research output: Contribution to journalArticle

    2 Citations (Scopus)

    Abstract

    A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. The phase noise is -168.8 dBc/Hz at 1 MHz offset frequency. This makes the proposed PFD more suitable to low jitter applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics. The charge pump uses single current source of 20 uA. The FE-PFD and the charge pump are inserted in a PLL and it locks in 27 usec. All the simulation results are taken from extracted layout simulations. The results are compared to existing architectures of phase frequency ddetectors.

    Original languageEnglish
    Pages (from-to)261-269
    Number of pages9
    JournalEuropean Journal of Scientific Research
    Volume33
    Issue number2
    Publication statusPublished - 2009

    Fingerprint

    Pump
    pump
    High Speed
    Charge
    Pumps
    pumps
    Frequency Offset
    Dead Zone
    Phase Noise
    Jitter
    Phase locked loops
    Phase noise
    Power Consumption
    simulation
    Layout
    Clocks
    Switch
    Transistors
    Simulation
    Electric power utilization

    Keywords

    • Charge Pump
    • High speed integrated circuits
    • Phase frequency detector
    • Phase locked loop

    ASJC Scopus subject areas

    • General

    Cite this

    A simple CMOS PFD for high speed applications. / Ismail, Nesreen; Othman, Masuri.

    In: European Journal of Scientific Research, Vol. 33, No. 2, 2009, p. 261-269.

    Research output: Contribution to journalArticle

    Ismail, N & Othman, M 2009, 'A simple CMOS PFD for high speed applications', European Journal of Scientific Research, vol. 33, no. 2, pp. 261-269.
    Ismail, Nesreen ; Othman, Masuri. / A simple CMOS PFD for high speed applications. In: European Journal of Scientific Research. 2009 ; Vol. 33, No. 2. pp. 261-269.
    @article{8cd160ff95a34e3ca769c0cdfda72a6c,
    title = "A simple CMOS PFD for high speed applications",
    abstract = "A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. The phase noise is -168.8 dBc/Hz at 1 MHz offset frequency. This makes the proposed PFD more suitable to low jitter applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics. The charge pump uses single current source of 20 uA. The FE-PFD and the charge pump are inserted in a PLL and it locks in 27 usec. All the simulation results are taken from extracted layout simulations. The results are compared to existing architectures of phase frequency ddetectors.",
    keywords = "Charge Pump, High speed integrated circuits, Phase frequency detector, Phase locked loop",
    author = "Nesreen Ismail and Masuri Othman",
    year = "2009",
    language = "English",
    volume = "33",
    pages = "261--269",
    journal = "European Journal of Scientific Research",
    issn = "1450-202X",
    publisher = "European Journals Inc.",
    number = "2",

    }

    TY - JOUR

    T1 - A simple CMOS PFD for high speed applications

    AU - Ismail, Nesreen

    AU - Othman, Masuri

    PY - 2009

    Y1 - 2009

    N2 - A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. The phase noise is -168.8 dBc/Hz at 1 MHz offset frequency. This makes the proposed PFD more suitable to low jitter applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics. The charge pump uses single current source of 20 uA. The FE-PFD and the charge pump are inserted in a PLL and it locks in 27 usec. All the simulation results are taken from extracted layout simulations. The results are compared to existing architectures of phase frequency ddetectors.

    AB - A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 μm CMOS Process. It consumes 6.6 μW when operating at 50 MHz clock frequency with 1.8V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed and low power consumption applications. The phase noise is -168.8 dBc/Hz at 1 MHz offset frequency. This makes the proposed PFD more suitable to low jitter applications. A single ended switch at source charge pump is presented as well. It is compatible with the FE-PFD outputs characteristics. The charge pump uses single current source of 20 uA. The FE-PFD and the charge pump are inserted in a PLL and it locks in 27 usec. All the simulation results are taken from extracted layout simulations. The results are compared to existing architectures of phase frequency ddetectors.

    KW - Charge Pump

    KW - High speed integrated circuits

    KW - Phase frequency detector

    KW - Phase locked loop

    UR - http://www.scopus.com/inward/record.url?scp=68349139306&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=68349139306&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:68349139306

    VL - 33

    SP - 261

    EP - 269

    JO - European Journal of Scientific Research

    JF - European Journal of Scientific Research

    SN - 1450-202X

    IS - 2

    ER -